ehw-fit / tf-approximateLinks
Approximate layers - TensorFlow extension
☆27Updated last month
Alternatives and similar repositories for tf-approximate
Users that are interested in tf-approximate are comparing it to the libraries listed below
Sorting:
- ☆71Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- ☆34Updated 4 years ago
- ☆41Updated 11 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆27Updated 2 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆26Updated last year
- ☆33Updated 6 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆10Updated 3 years ago
- ☆58Updated 5 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆71Updated 2 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week