☆13Apr 16, 2022Updated 4 years ago
Alternatives and similar repositories for tpu_v2
Users that are interested in tpu_v2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆58Jan 14, 2021Updated 5 years ago
- [ABANDONED] Collect portal data, and generate portal map.☆13Apr 11, 2014Updated 12 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 4 years ago
- standalone cacti estimator plug-in for accelergy☆10Feb 7, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- ☆15Mar 22, 2024Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆18Mar 21, 2024Updated 2 years ago
- ☆45Sep 13, 2024Updated 2 years ago
- ☆15Aug 10, 2023Updated 3 years ago
- ☆10Mar 11, 2017Updated 9 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Data Structure and Algorithm with C (2021 Spring)☆11Jul 20, 2026Updated 3 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆31Dec 12, 2022Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Detailed read disturbance (RowHammer and RowPress) characterization of six real HBM2 DRAM chips yielding 23 new observations and 8 new ta…☆12May 3, 2024Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Memory Compiler Tutorial☆15Oct 7, 2020Updated 6 years ago
- This is part of EC383 - Mini Project in VLSI Design.☆10May 8, 2022Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 5 years ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Aug 26, 2016Updated 10 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- MEMORY CENTRIC SYSTEMS FOR AI(CSI6207-01) Lecture at Yonsei(20-1)☆12Apr 6, 2022Updated 4 years ago
- ☆17Aug 27, 2019Updated 7 years ago
- Simple ARM Cortex-M3 RTOS with user-defined tasks, timers, and signals. Designed to demonstrate core RTOS concepts with minimal complexit…☆21Jan 19, 2025Updated last year
- A tiny C library for short-time Fourier transforms☆11Jun 23, 2018Updated 8 years ago
- 大二下学期——计算机系统综合(SoC)——实验☆11Apr 23, 2019Updated 7 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆179Jul 25, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16May 9, 2022Updated 4 years ago
- ☆29Apr 15, 2025Updated last year
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated 2 years ago
- 🏆 Amazon Best Seller | Full-stack AI NPU Design (Python, Verilog, ISA, FPGA) Vol.2 Coming Soon!☆34Mar 3, 2026Updated 7 months ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆12Dec 27, 2022Updated 3 years ago
- ☆17Apr 6, 2022Updated 4 years ago
- Building blocks for Time Series Database (TSDB) in Go☆10Jul 8, 2020Updated 6 years ago