StanfordAHA / CGRAFlowLinks
Integration test for entire CGRA flow
☆12Updated 5 years ago
Alternatives and similar repositories for CGRAFlow
Users that are interested in CGRAFlow are comparing it to the libraries listed below
Sorting:
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆16Updated 7 years ago
- ☆19Updated last year
- ☆44Updated 5 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆16Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- DASS HLS Compiler☆29Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- FPU Generator☆20Updated 4 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ILP SAT Detailed Router☆11Updated 5 years ago
- Next generation CGRA generator☆113Updated this week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆28Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- ☆33Updated 5 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆11Updated 6 years ago