Integration test for entire CGRA flow
☆12Jan 17, 2020Updated 6 years ago
Alternatives and similar repositories for CGRAFlow
Users that are interested in CGRAFlow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Next generation CGRA generator☆119Jul 16, 2026Updated last week
- Github for CS448H Winter 2017☆15Jun 26, 2018Updated 8 years ago
- ☆82Feb 7, 2025Updated last year
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- rdebath/PuTTY, but with real TrueColor support. Might make clean patch when I have the time.☆14Jun 11, 2015Updated 11 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- ☆17Jun 13, 2024Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 5 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 10 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆128Updated this week
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 9 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆42Jun 28, 2024Updated 2 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆26Feb 24, 2026Updated 5 months ago
- Modified version of llvm with a backend for the DSi and 3DS Teak DSP☆22Oct 22, 2023Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- RTLMeter benchmark suite☆31Updated this week