Integration test for entire CGRA flow
☆12Jan 17, 2020Updated 6 years ago
Alternatives and similar repositories for CGRAFlow
Users that are interested in CGRAFlow are comparing it to the libraries listed below
Sorting:
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- ☆104Jun 27, 2022Updated 3 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- ☆82Feb 7, 2025Updated last year
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆13Feb 7, 2019Updated 7 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Feb 24, 2026Updated last week
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Github for CS448H Winter 2017☆14Jun 26, 2018Updated 7 years ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Updated this week
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- umbrella project helps you to build up onnc from scratch☆24Mar 14, 2022Updated 3 years ago
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 8 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- An advanced header-only exact synthesis library☆30Nov 24, 2022Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- IPKISS is a parametric design framework focused (but not limited) to Photonic circuit design, originally constructed at Ghent University …☆30Feb 3, 2022Updated 4 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Jun 28, 2024Updated last year