StanfordAHA / CGRAFlowLinks
Integration test for entire CGRA flow
☆12Updated 5 years ago
Alternatives and similar repositories for CGRAFlow
Users that are interested in CGRAFlow are comparing it to the libraries listed below
Sorting:
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- OpenDesign Flow Database☆16Updated 7 years ago
- ☆16Updated 7 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- ☆44Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆17Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- CNN accelerator☆27Updated 8 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Next generation CGRA generator☆115Updated this week
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- ☆29Updated 8 years ago
- FPU Generator☆20Updated 4 years ago
- Open Source PHY v2☆31Updated last year
- ☆20Updated last year
- A configurable SRAM generator☆56Updated 2 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Code for PyMTL Tutorial @ ISCA 2019☆11Updated 6 years ago
- ☆33Updated 5 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago