StanfordAHA / CGRAFlowLinks
Integration test for entire CGRA flow
☆12Updated 5 years ago
Alternatives and similar repositories for CGRAFlow
Users that are interested in CGRAFlow are comparing it to the libraries listed below
Sorting:
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- FPU Generator☆20Updated 4 years ago
- ☆16Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- CNN accelerator☆27Updated 8 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆16Updated 11 months ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Next generation CGRA generator☆112Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Open Source PHY v2☆29Updated last year
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆44Updated 5 years ago
- Cross EDA Abstraction and Automation☆39Updated last week
- ☆25Updated 4 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆25Updated last year
- ☆27Updated 7 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- ☆30Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago