Integration test for entire CGRA flow
☆12Jan 17, 2020Updated 6 years ago
Alternatives and similar repositories for CGRAFlow
Users that are interested in CGRAFlow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 3 years ago
- Github for CS448H Winter 2017☆15Jun 26, 2018Updated 8 years ago
- Next generation CGRA generator☆119Updated this week
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Oct 27, 2026Updated last week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- rdebath/PuTTY, but with real TrueColor support. Might make clean patch when I have the time.☆14Jun 11, 2015Updated 11 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- ☆82Feb 7, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- A framework for FPGA emulation of mixed-signal systems☆40Jul 28, 2021Updated 5 years ago
- ☆18Jun 13, 2024Updated 2 years ago
- Quickly check build statuses on travis-ci.org☆11Aug 9, 2017Updated 9 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13Mar 30, 2020Updated 6 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Pono: A flexible and extensible SMT-based model checker☆135Updated this week
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- FPU Generator☆21Updated this week
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 6 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 4 years ago
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 11 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- ☆25Aug 9, 2022Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago