scale-lab / DRUMLinks
The Verilog source code for DRUM approximate multiplier.
☆31Updated 2 years ago
Alternatives and similar repositories for DRUM
Users that are interested in DRUM are comparing it to the libraries listed below
Sorting:
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- ☆27Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- ☆34Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- SRAM☆22Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆65Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- CNN accelerator☆27Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- Public release☆57Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 3 weeks ago
- ☆44Updated 11 months ago
- ☆21Updated 5 years ago
- APB Logic☆19Updated 3 weeks ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago