The Verilog source code for DRUM approximate multiplier.
☆32May 4, 2023Updated 3 years ago
Alternatives and similar repositories for DRUM
Users that are interested in DRUM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆34Jun 27, 2021Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆34Oct 2, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- 2020 xilinx summer school☆20Aug 13, 2020Updated 6 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated last year
- Niklas Een's ABC/ZZ framework☆25May 14, 2022Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Verilog code for a circuit implementation of Radix-2 FFT☆28Dec 5, 2021Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 4 years ago
- Simple library for decoding RISC-V instructions☆23Jun 21, 2026Updated last month
- Pytorch implementation of RAPQ, IJCAI 2022☆23Jul 19, 2023Updated 3 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Verilog Language Extension for Visual Studio☆20Updated this week
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Library of approximate arithmetic circuits☆64Jan 14, 2026Updated 6 months ago
- ☆16Apr 10, 2023Updated 3 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆41Jan 12, 2021Updated 5 years ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 weeks ago
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 2 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 8 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 6 years ago
- ACT An Architectural Carbon Modeling Tool for Designing Sustainable Computer Systems☆14Oct 2, 2022Updated 3 years ago