scale-lab / DRUMLinks
The Verilog source code for DRUM approximate multiplier.
☆31Updated 2 years ago
Alternatives and similar repositories for DRUM
Users that are interested in DRUM are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- ☆70Updated 6 years ago
- ☆37Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆27Updated 6 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆27Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- ☆78Updated 11 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated last week
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- General Purpose AXI Direct Memory Access☆60Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- SRAM☆22Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆64Updated 3 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last week