scale-lab / DRUM
The Verilog source code for DRUM approximate multiplier.
☆29Updated last year
Alternatives and similar repositories for DRUM:
Users that are interested in DRUM are comparing it to the libraries listed below
- ☆24Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆26Updated 5 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆17Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated 3 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆11Updated 4 years ago
- ☆60Updated 6 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Updated 5 years ago
- SoC Based on ARM Cortex-M3☆25Updated this week
- HLS for Networks-on-Chip☆32Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- ☆13Updated last year
- CNN accelerator using NoC architecture☆15Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆47Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆25Updated 4 years ago
- ☆70Updated 10 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- A verilog implementation for Network-on-Chip☆71Updated 6 years ago
- SRAM☆21Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 6 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆23Updated 4 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago