scale-lab / DRUMLinks
The Verilog source code for DRUM approximate multiplier.
☆31Updated 2 years ago
Alternatives and similar repositories for DRUM
Users that are interested in DRUM are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆27Updated 5 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- SRAM☆22Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- ☆36Updated 6 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆29Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- APB Logic☆19Updated last month
- General Purpose AXI Direct Memory Access☆59Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- sram/rram/mram.. compiler☆42Updated 2 years ago
- ☆68Updated 6 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 6 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- eyeriss-chisel3☆41Updated 3 years ago