haroonrl / DNN_HLS_Accelerator
This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.
☆9Updated 2 years ago
Alternatives and similar repositories for DNN_HLS_Accelerator:
Users that are interested in DNN_HLS_Accelerator are comparing it to the libraries listed below
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- cnn accelerator in vivado HLS☆9Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆10Updated 4 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆12Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- ☆104Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆56Updated last month
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- ☆11Updated 11 months ago
- ☆26Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆40Updated 6 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- ☆16Updated 6 months ago