haroonrl / DNN_HLS_AcceleratorLinks
This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.
☆10Updated 3 years ago
Alternatives and similar repositories for DNN_HLS_Accelerator
Users that are interested in DNN_HLS_Accelerator are comparing it to the libraries listed below
Sorting:
- A CNN accelerator design inspired by MIT Eyeriss project☆20Updated 4 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆120Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- ☆11Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Library of approximate arithmetic circuits☆56Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- ☆26Updated 2 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆116Updated 3 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago