haroonrl / DNN_HLS_AcceleratorLinks
This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.
☆10Updated 3 years ago
Alternatives and similar repositories for DNN_HLS_Accelerator
Users that are interested in DNN_HLS_Accelerator are comparing it to the libraries listed below
Sorting:
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 4 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- Verilog implementation of Softmax function☆68Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆166Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- ☆116Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 4 years ago
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- ☆11Updated last year
- Hardware accelerator for convolutional neural networks☆53Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- IC implementation of TPU☆131Updated 5 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- ☆10Updated 9 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- ☆26Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆225Updated 2 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆105Updated last month