haroonrl / DNN_HLS_Accelerator
This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.
☆7Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for DNN_HLS_Accelerator
- cnn accelerator in vivado HLS☆9Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆14Updated last year
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆10Updated 5 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆118Updated 7 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆25Updated 6 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆14Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- ☆24Updated 8 months ago
- ☆26Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year