This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.
☆10Jun 25, 2022Updated 3 years ago
Alternatives and similar repositories for DNN_HLS_Accelerator
Users that are interested in DNN_HLS_Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 3 years ago
- 可运行☆39Jul 1, 2022Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Jul 14, 2019Updated 6 years ago
- IR image processing and demo on a Zybo Z7-20 using a Raspberry Pi night vision vamera☆13Aug 30, 2021Updated 4 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- Latte is a convolutional neural network (CNN) inference engine written in C++ and uses AVX to vectorize operations. The engine runs on Wi…☆13Jun 25, 2018Updated 7 years ago
- The project is based on YoloV3 and PyTorch to detect the national flag in the picture.☆11Aug 3, 2021Updated 4 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆11May 12, 2022Updated 3 years ago
- Replaces the historic moment art in Civilization 6 with custom colored art.☆13Aug 4, 2021Updated 4 years ago
- From a student from F2103801 in Shanghai Jiao Tong University☆18Oct 3, 2024Updated last year
- 2020 xilinx summer school☆19Aug 13, 2020Updated 5 years ago
- Implementation of a genetic algorithm to determine the parameters of the PID, PI-D, I-PD and PIDA controllers in order to compensate vari…☆18Sep 10, 2023Updated 2 years ago
- ☆14Jan 20, 2021Updated 5 years ago
- This code is for the paper "PolSAR Image Classification based on Deep Convolutional Neural Networks and Wavelet Transformation" that is p…☆27Aug 29, 2022Updated 3 years ago
- 银行基本业务系统后端实现☆10Nov 9, 2018Updated 7 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- Run SQL queries on Oracle Fusion Cloud DB instances from the convenience of your desktop.☆20May 23, 2025Updated 9 months ago
- ☆32Apr 21, 2019Updated 6 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Dec 18, 2017Updated 8 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- ☆18Jan 30, 2018Updated 8 years ago
- Better Espionage Screen - Civilization VI☆13Apr 12, 2023Updated 2 years ago
- Library of approximate arithmetic circuits☆62Jan 14, 2026Updated 2 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- ☆13Aug 22, 2018Updated 7 years ago
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- VHDL example code☆16Feb 8, 2013Updated 13 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago