haroonrl / DNN_HLS_Accelerator
This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.
☆7Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for DNN_HLS_Accelerator
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- cnn accelerator in vivado HLS☆9Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆9Updated 5 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆14Updated last year
- 2020 xilinx summer school☆17Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- ☆11Updated last month
- A bit-level sparsity-awared multiply-accumulate process element.☆12Updated 4 months ago
- ☆24Updated 8 months ago
- Open-source of MSD framework☆14Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- ☆3Updated 3 years ago
- ☆30Updated 2 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆82Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆30Updated last month
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- ☆26Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago