ehw-fit / ariths-genLinks
Generator of arithmetic circuits (multipliers, adders) and approximate circuits
☆36Updated 2 weeks ago
Alternatives and similar repositories for ariths-gen
Users that are interested in ariths-gen are comparing it to the libraries listed below
Sorting:
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- ☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- ☆63Updated 4 months ago
- ☆28Updated 7 years ago
- ☆19Updated 2 years ago
- ☆17Updated 4 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- DASS HLS Compiler☆29Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- CGRA framework with vectorization support.☆35Updated this week
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆35Updated last year
- IDEA project source files☆108Updated 2 weeks ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated last month
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- ☆44Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated last week
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 6 months ago