ehw-fit / ariths-genLinks
Generator of arithmetic circuits (multipliers, adders) and approximate circuits
☆36Updated last month
Alternatives and similar repositories for ariths-gen
Users that are interested in ariths-gen are comparing it to the libraries listed below
Sorting:
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- ☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆17Updated 4 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆37Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- An integrated CGRA design framework☆90Updated 6 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆94Updated 2 months ago
- ☆19Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆25Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A tool for synthesizing Verilog programs☆101Updated 3 weeks ago
- IDEA project source files☆108Updated last month
- DASS HLS Compiler☆29Updated last year
- ☆63Updated 4 months ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ☆23Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- ☆19Updated last year