ehw-fit / ariths-genView external linksLinks
Generator of arithmetic circuits (multipliers, adders) and approximate circuits
☆39Aug 15, 2025Updated 6 months ago
Alternatives and similar repositories for ariths-gen
Users that are interested in ariths-gen are comparing it to the libraries listed below
Sorting:
- ☆19Dec 21, 2020Updated 5 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆22Jan 27, 2023Updated 3 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆26Sep 3, 2024Updated last year
- ☆20Jun 23, 2024Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆116May 18, 2023Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- A generic parser and tool package for the BTOR2 format.☆46Sep 18, 2025Updated 4 months ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22May 24, 2025Updated 8 months ago
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated 10 months ago
- An advanced header-only exact synthesis library☆31Nov 24, 2022Updated 3 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- DepQBF, a solver for quantified boolean formulae (QBF).☆39Apr 11, 2023Updated 2 years ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆24Jun 14, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 2 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis☆13Mar 8, 2022Updated 3 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- ☆15May 24, 2023Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago