ehw-fit / ariths-genLinks
Generator of arithmetic circuits (multipliers, adders) and approximate circuits
☆39Updated 5 months ago
Alternatives and similar repositories for ariths-gen
Users that are interested in ariths-gen are comparing it to the libraries listed below
Sorting:
- ☆29Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- This is a python repo for flattening Verilog☆20Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- ☆19Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆104Updated 6 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 6 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆20Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Updated 2 years ago
- ☆29Updated 8 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27Updated 7 years ago
- IDEA project source files☆111Updated 3 months ago
- ☆65Updated 8 months ago
- An integrated CGRA design framework☆91Updated 10 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆47Updated this week
- Dataset for ML-guided Accelerator Design☆43Updated last year
- CGRA framework with vectorization support.☆42Updated last week
- ☆38Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆48Updated last year