ehw-fit / ariths-genLinks
Generator of arithmetic circuits (multipliers, adders) and approximate circuits
☆39Updated 4 months ago
Alternatives and similar repositories for ariths-gen
Users that are interested in ariths-gen are comparing it to the libraries listed below
Sorting:
- ☆29Updated last year
- This is a python repo for flattening Verilog☆20Updated last week
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- ☆18Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆29Updated 8 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆20Updated 3 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 5 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆46Updated last month
- Dataset for ML-guided Accelerator Design☆43Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆43Updated last year
- This is a tutorial on standard digital design flow☆81Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- ☆65Updated 8 months ago
- ☆87Updated last year
- IDEA project source files☆111Updated 2 months ago