ehw-fit / ariths-genLinks
Generator of arithmetic circuits (multipliers, adders) and approximate circuits
☆35Updated 4 months ago
Alternatives and similar repositories for ariths-gen
Users that are interested in ariths-gen are comparing it to the libraries listed below
Sorting:
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 8 months ago
- ☆27Updated 7 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆31Updated last year
- This is a python repo for flattening Verilog☆18Updated last month
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆25Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 3 weeks ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆60Updated last month
- Dataset for ML-guided Accelerator Design☆37Updated 7 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 weeks ago
- ☆27Updated 5 years ago
- sram/rram/mram.. compiler☆35Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- SRAM☆22Updated 4 years ago
- ☆86Updated last year
- Advanced Architecture Labs with CVA6☆62Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago