ehw-fit / ariths-gen
Generator of arithmetic circuits (multipliers, adders) and approximate circuits
☆31Updated last month
Alternatives and similar repositories for ariths-gen:
Users that are interested in ariths-gen are comparing it to the libraries listed below
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- This is a python repo for flattening Verilog☆16Updated last month
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- ☆56Updated last year
- Dataset for ML-guided Accelerator Design☆35Updated 3 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- ☆24Updated 5 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆25Updated 10 months ago
- ☆26Updated 7 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆20Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated 2 weeks ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆15Updated 4 years ago
- An integrated CGRA design framework☆86Updated 3 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆30Updated this week
- sram/rram/mram.. compiler☆30Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- ☆29Updated 5 years ago
- ☆22Updated 8 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago