Generator of arithmetic circuits (multipliers, adders) and approximate circuits
☆42Aug 15, 2025Updated 11 months ago
Alternatives and similar repositories for ariths-gen
Users that are interested in ariths-gen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Dec 21, 2020Updated 5 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆121May 18, 2023Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated last year
- VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis☆13Mar 8, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 7 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- Open stadard cell library for open 28nm process☆17Jul 5, 2023Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated last year
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆30Jun 25, 2024Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆49Sep 18, 2025Updated 10 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 5 years ago
- Problems and Results of IWLS 2023 Programming Contest☆18Apr 12, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆15Oct 6, 2025Updated 9 months ago
- IDEA project source files☆115Apr 15, 2026Updated 3 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Computes the gain from interband laser diode☆13Apr 1, 2021Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆41Jul 16, 2026Updated last week
- 这里汇总了我在学习道路上的文档、代码、文件或推文。This is a collection of documents, code, files, or articles written by me.☆14Apr 26, 2026Updated 3 months ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆21Oct 27, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆31Feb 23, 2024Updated 2 years ago
- ☆37Mar 20, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- ☆34Oct 2, 2023Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago