Posit Arithmetic Cores generated with FloPoCo
☆31May 8, 2026Updated 5 months ago
Alternatives and similar repositories for Flo-Posit
Users that are interested in Flo-Posit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated 2 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 4 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆74May 4, 2026Updated 6 months ago
- PACoGen: Posit Arithmetic Core Generator☆83Aug 16, 2019Updated 7 years ago
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. This repository contains the Xposit RISC-V …☆16May 5, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PositNN - Framework for training and inference with neural nets usings posits☆21Aug 17, 2026Updated 2 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated last month
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆46May 5, 2023Updated 3 years ago
- Using Xilinx Vitis, Vivado and Vitis HLS design program and running on Xilinx ZCU104 board☆13Sep 22, 2022Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 11 months ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- A invariant-based stereo matching algorithm☆14Sep 7, 2019Updated 7 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆31Mar 29, 2013Updated 13 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆36Dec 22, 2025Updated 10 months ago
- Beyond Floating Point - Posit C/C++ implementation☆303May 23, 2024Updated 2 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- A posit arithmetic emulator.☆58Jun 23, 2024Updated 2 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆26Sep 16, 2026Updated last month
- Sigmoid Numbers for Julia☆89Jan 23, 2018Updated 8 years ago
- ☆11Nov 11, 2025Updated 11 months ago
- A C++ neural network library for machine learning☆16May 1, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- ☆28May 9, 2025Updated last year
- HYF's high quality verilog codes☆19Dec 25, 2024Updated last year
- ☆20Apr 8, 2026Updated 6 months ago
- ☆12Oct 2, 2023Updated 3 years ago
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆17Nov 11, 2025Updated 11 months ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 6 months ago
- ☆11Apr 30, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- posit (unum type III) integrated Tensorflow.☆11Aug 24, 2019Updated 7 years ago
- A space computing platform built around Cheshire, with a configurable number of safety, security, reliability and predictability features…☆13Sep 10, 2026Updated last month
- ☆19Jul 26, 2024Updated 2 years ago
- ☆12Jul 9, 2021Updated 5 years ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Oct 4, 2021Updated 5 years ago
- Complete NEMU based on RISC-V instruction set☆14Apr 10, 2024Updated 2 years ago
- Implementation of Bayesian Sum-Product Networks☆13May 19, 2020Updated 6 years ago