RaulMurillo / Flo-PositLinks
Posit Arithmetic Cores generated with FloPoCo
☆26Updated last year
Alternatives and similar repositories for Flo-Posit
Users that are interested in Flo-Posit are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆64Updated 6 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Next generation CGRA generator☆114Updated last week
- A tool to generate optimized hardware files for univariate functions.☆28Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- ☆87Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- ☆63Updated 5 months ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆47Updated 4 years ago
- Public release☆56Updated 6 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆25Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆92Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- ☆44Updated last year
- ☆78Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆61Updated this week
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Updated 6 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆43Updated 2 weeks ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago