Posit Arithmetic Cores generated with FloPoCo
☆30May 8, 2026Updated 3 months ago
Alternatives and similar repositories for Flo-Posit
Users that are interested in Flo-Posit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆72Jun 24, 2019Updated 7 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆71May 4, 2026Updated 3 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 9 months ago
- PACoGen: Posit Arithmetic Core Generator☆82Aug 16, 2019Updated 7 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 8 months ago
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- c++ posit implementation☆45Aug 7, 2023Updated 3 years ago
- Vector math library using RISC-V vector ISA via C intrinsic☆26Mar 27, 2026Updated 4 months ago
- Mixed Sum-Product Networks: A Deep Architecture for Hybrid Domains☆16May 12, 2018Updated 8 years ago
- A posit arithmetic emulator.☆56Jun 23, 2024Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Sigmoid Numbers for Julia☆89Jan 23, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆15Nov 11, 2025Updated 9 months ago
- Beyond Floating Point - Posit C/C++ implementation☆303May 23, 2024Updated 2 years ago
- ☆19Jul 26, 2024Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Oct 4, 2021Updated 4 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- Library of approximate arithmetic circuits☆64Jan 14, 2026Updated 7 months ago
- ☆14Jul 16, 2026Updated 3 weeks ago
- TDL-SDK samples for SDK V1 Duo(CV180X)☆15Feb 6, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 9 months ago
- ☆15Nov 14, 2023Updated 2 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- A KICAD pcbnew plugin to align two pads on two modules horizontally or vertically☆15Nov 22, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Rust implementation of the posit number system☆33Dec 8, 2018Updated 7 years ago
- ☆35Dec 22, 2025Updated 7 months ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- ☆10Oct 22, 2019Updated 6 years ago
- ☆17Feb 1, 2024Updated 2 years ago
- Tools for analysing results produced by the llvm-xray instrumentation☆16Jan 15, 2021Updated 5 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago