RaulMurillo / Flo-PositLinks
Posit Arithmetic Cores generated with FloPoCo
☆24Updated 11 months ago
Alternatives and similar repositories for Flo-Posit
Users that are interested in Flo-Posit are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- PACoGen: Posit Arithmetic Core Generator☆70Updated 5 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆86Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 7 months ago
- ☆58Updated 5 years ago
- ☆59Updated last month
- ☆94Updated 11 months ago
- Matrix Multiply and Accumulate unit written in System Verilog☆11Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- ☆27Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆36Updated this week
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆23Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- Public release☆51Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago