RaulMurillo / Flo-PositLinks
Posit Arithmetic Cores generated with FloPoCo
☆27Updated last year
Alternatives and similar repositories for Flo-Posit
Users that are interested in Flo-Posit are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆68Updated 6 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Updated 6 years ago
- ☆87Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆118Updated last week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆30Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆39Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- ☆65Updated 7 months ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆47Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- ☆61Updated this week
- Train and deploy LUT-based neural networks on FPGAs☆105Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- A DSL for Systolic Arrays☆82Updated 7 years ago
- Open-Source HLS Examples for Microchip FPGAs☆49Updated 3 weeks ago
- Public release☆58Updated 6 years ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- ☆46Updated last year