Posit Arithmetic Cores generated with FloPoCo
☆29May 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for Flo-Posit
Users that are interested in Flo-Posit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- Universal number Posit HDL Arithmetic Architecture generator☆70Jun 24, 2019Updated 6 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆70May 4, 2026Updated 3 weeks ago
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 6 months ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- c++ posit implementation☆45Aug 7, 2023Updated 2 years ago
- Vector math library using RISC-V vector ISA via C intrinsic☆25Mar 27, 2026Updated last month
- Mixed Sum-Product Networks: A Deep Architecture for Hybrid Domains☆16May 12, 2018Updated 8 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Sigmoid Numbers for Julia☆89Jan 23, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 3 weeks ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆28Jul 17, 2025Updated 10 months ago
- Beyond Floating Point - Posit C/C++ implementation☆302May 23, 2024Updated 2 years ago
- A C++ neural network library for machine learning☆16May 1, 2024Updated 2 years ago
- ☆18Jul 26, 2024Updated last year
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Oct 4, 2021Updated 4 years ago
- Library of approximate arithmetic circuits☆64Jan 14, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated 3 weeks ago
- TDL-SDK samples for SDK V1 Duo(CV180X)☆14Feb 6, 2024Updated 2 years ago
- ☆14Feb 24, 2025Updated last year
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ProBO: Versatile Bayesian Optimization Using Any Probabilistic Programming Language☆15Jul 4, 2019Updated 6 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 7 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- RTLMeter benchmark suite☆31May 12, 2026Updated 2 weeks ago
- A KICAD pcbnew plugin to align two pads on two modules horizontally or vertically☆14Nov 22, 2019Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- Complete NEMU based on RISC-V instruction set☆15Apr 10, 2024Updated 2 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago