dimdano / adaptLinks
Fast Emulation of Approximate DNN Accelerators in PyTorch
☆23Updated last year
Alternatives and similar repositories for adapt
Users that are interested in adapt are comparing it to the libraries listed below
Sorting:
- Open-source of MSD framework☆16Updated last year
- ☆27Updated 2 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆18Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- ☆71Updated 5 years ago
- ☆17Updated last month
- Implementation of Microscaling data formats in SystemVerilog.☆20Updated 10 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- ☆71Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆33Updated 6 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆46Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆41Updated 11 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆53Updated 2 months ago
- ☆35Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆57Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago