dimdano / adaptLinks
Fast Emulation of Approximate DNN Accelerators in PyTorch
☆23Updated last year
Alternatives and similar repositories for adapt
Users that are interested in adapt are comparing it to the libraries listed below
Sorting:
- Approximate layers - TensorFlow extension☆27Updated last month
- ☆27Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- ☆18Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆19Updated 9 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆71Updated 5 years ago
- ☆34Updated 4 years ago
- ☆16Updated 3 weeks ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆41Updated 11 months ago
- ☆33Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆71Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 10 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- ☆27Updated this week
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆135Updated 2 years ago