dimdano / adaptLinks
Fast Emulation of Approximate DNN Accelerators in PyTorch
☆26Updated last year
Alternatives and similar repositories for adapt
Users that are interested in adapt are comparing it to the libraries listed below
Sorting:
- ☆29Updated 5 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆18Updated 2 years ago
- ☆35Updated 5 years ago
- ☆40Updated last year
- ☆72Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆71Updated 5 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆34Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 6 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated 5 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Simulator for BitFusion☆101Updated 5 years ago