dimdano / adaptLinks
Fast Emulation of Approximate DNN Accelerators in PyTorch
☆29Updated last year
Alternatives and similar repositories for adapt
Users that are interested in adapt are comparing it to the libraries listed below
Sorting:
- ☆32Updated 10 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- ☆72Updated 2 years ago
- ☆19Updated 2 years ago
- ☆35Updated 5 years ago
- ☆71Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 3 years ago
- ☆42Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 7 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- ☆35Updated 6 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- A collection of tutorials for the fpgaConvNet framework.☆48Updated last year
- HLS implemented systolic array structure☆41Updated 8 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Updated 2 years ago
- ☆26Updated 3 years ago
- ☆20Updated 8 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆13Updated 2 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago