manish-kj / Posit-HDL-Arithmetic
Universal number Posit HDL Arithmetic Architecture generator
☆50Updated 5 years ago
Related projects: ⓘ
- PACoGen: Posit Arithmetic Core Generator☆63Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆58Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- ☆81Updated 3 months ago
- ☆86Updated 6 months ago
- A DSL for Systolic Arrays☆73Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Library of approximate arithmetic circuits☆46Updated 2 years ago
- ☆53Updated 4 years ago
- ☆65Updated last year
- ☆58Updated 5 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- ☆35Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆35Updated last year
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆62Updated 4 years ago
- Posit Arithmetic Cores generated with FloPoCo☆20Updated 2 months ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆12Updated 5 months ago
- IC implementation of TPU☆84Updated 4 years ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆53Updated 3 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆62Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- HLS implemented systolic array structure☆38Updated 6 years ago
- Hot & Spicy tool suite☆23Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year
- ☆38Updated last week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- eyeriss-chisel3☆35Updated 2 years ago