manish-kj / Posit-HDL-ArithmeticLinks
Universal number Posit HDL Arithmetic Architecture generator
☆61Updated 6 years ago
Alternatives and similar repositories for Posit-HDL-Arithmetic
Users that are interested in Posit-HDL-Arithmetic are comparing it to the libraries listed below
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆73Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Posit Arithmetic Cores generated with FloPoCo☆24Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- ☆86Updated last year
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- Next generation CGRA generator☆112Updated last week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆58Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago
- ☆29Updated 6 years ago
- ☆19Updated 7 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- Project repo for the POSH on-chip network generator☆48Updated 4 months ago
- ☆65Updated 6 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- ☆60Updated 2 months ago
- Public release☆54Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago