manish-kj / Posit-HDL-ArithmeticLinks
Universal number Posit HDL Arithmetic Architecture generator
☆68Updated 6 years ago
Alternatives and similar repositories for Posit-HDL-Arithmetic
Users that are interested in Posit-HDL-Arithmetic are comparing it to the libraries listed below
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Posit Arithmetic Cores generated with FloPoCo☆27Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆108Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆101Updated 2 weeks ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated 11 months ago
- ☆87Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Next generation CGRA generator☆118Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆88Updated 2 years ago
- Public release☆58Updated 6 years ago
- CNN accelerator☆28Updated 8 years ago
- ☆71Updated 7 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆75Updated last month
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago