manish-kj / Posit-HDL-ArithmeticLinks
Universal number Posit HDL Arithmetic Architecture generator
☆60Updated 6 years ago
Alternatives and similar repositories for Posit-HDL-Arithmetic
Users that are interested in Posit-HDL-Arithmetic are comparing it to the libraries listed below
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆72Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆88Updated 5 months ago
- ☆86Updated last year
- ☆94Updated last year
- ☆19Updated 7 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Public release☆52Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- Posit Arithmetic Cores generated with FloPoCo☆24Updated last year
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆29Updated 6 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆56Updated 10 months ago
- ☆15Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- ☆71Updated 2 years ago