manish-kj / Posit-HDL-ArithmeticLinks
Universal number Posit HDL Arithmetic Architecture generator
☆64Updated 6 years ago
Alternatives and similar repositories for Posit-HDL-Arithmetic
Users that are interested in Posit-HDL-Arithmetic are comparing it to the libraries listed below
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 8 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Posit Arithmetic Cores generated with FloPoCo☆25Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Public release☆56Updated 6 years ago
- Next generation CGRA generator☆114Updated last week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆76Updated this week
- ☆87Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆63Updated 4 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- ☆66Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆19Updated 7 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆60Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆88Updated 2 years ago
- Tutorials on HLS Design☆52Updated 5 years ago