manish-kj / Posit-HDL-Arithmetic
Universal number Posit HDL Arithmetic Architecture generator
☆55Updated 5 years ago
Alternatives and similar repositories for Posit-HDL-Arithmetic:
Users that are interested in Posit-HDL-Arithmetic are comparing it to the libraries listed below
- PACoGen: Posit Arithmetic Core Generator☆68Updated 5 years ago
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆37Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆83Updated 8 months ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated 2 weeks ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆27Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- CNN accelerator☆27Updated 7 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated 11 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆28Updated 4 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆16Updated 7 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆54Updated 3 weeks ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆83Updated last month
- ☆53Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- ☆60Updated 6 years ago
- ☆42Updated this week
- ☆56Updated 4 years ago