manish-kj / Posit-HDL-ArithmeticView external linksLinks
Universal number Posit HDL Arithmetic Architecture generator
☆69Jun 24, 2019Updated 6 years ago
Alternatives and similar repositories for Posit-HDL-Arithmetic
Users that are interested in Posit-HDL-Arithmetic are comparing it to the libraries listed below
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆77Aug 16, 2019Updated 6 years ago
- Posit Arithmetic Cores generated with FloPoCo☆28Jun 25, 2024Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 10 months ago
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- A posit arithmetic emulator.☆54Jun 23, 2024Updated last year
- posit (unum type III) integrated Numpy☆15Sep 26, 2018Updated 7 years ago
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 3 years ago
- Large collection of number systems providing custom arithmetic for mixed-precision algorithm development and optimization for AI, Machine…☆485Updated this week
- Open-Source Posit RISC-V Core with Quire Capability☆69Jan 31, 2025Updated last year
- Probably correct posit prototype for python☆18Nov 23, 2019Updated 6 years ago
- Library of approximate arithmetic circuits☆62Jan 14, 2026Updated last month
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- A Rust implementation of the posit number system☆33Dec 8, 2018Updated 7 years ago
- Drop-in replacement for IEEE Float☆42Jun 4, 2020Updated 5 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- An exploration of log domain "alternative floating point" for hardware ML/AI accelerators.☆400Mar 11, 2023Updated 2 years ago
- ☆12Mar 13, 2011Updated 14 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- Stochastic Computing for Deep Neural Networks☆33Nov 25, 2020Updated 5 years ago
- ☆35Dec 22, 2025Updated last month
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- A heterogeneous accelerator-centric compute cluster☆33Feb 7, 2026Updated last week
- Falcon Accelerated Genomics Pipelines☆15Oct 1, 2019Updated 6 years ago
- HYF's high quality verilog codes☆16Dec 25, 2024Updated last year
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23May 9, 2024Updated last year
- ☆20Jan 31, 2026Updated 2 weeks ago
- A tool for weighted model counting through tensor network contraction☆21Nov 13, 2021Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆25Sep 9, 2025Updated 5 months ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 5 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year