ABACUS is a tool for approximate logic synthesis
☆14Jul 13, 2020Updated 5 years ago
Alternatives and similar repositories for ABACUS
Users that are interested in ABACUS are comparing it to the libraries listed below
Sorting:
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 5 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Dec 19, 2025Updated 2 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Automatically collect and summarize articles from WeChat Official Accounts, using LLM and Feishu doc.☆13Oct 15, 2024Updated last year
- A template to create your own literature survey engine☆11Feb 16, 2026Updated last week
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32May 23, 2024Updated last year
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Jun 28, 2024Updated last year
- Static Block Floating Point Quantization for CNN☆37Jun 9, 2021Updated 4 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- ☆10Nov 5, 2019Updated 6 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 2 weeks ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- The receiver side dsp library in Matlab☆10Jun 1, 2018Updated 7 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- ☆13Dec 14, 2025Updated 2 months ago
- C Socket Programming for Linux with a Server and Client Example Code☆10Jan 5, 2022Updated 4 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- Examples of using Diderot☆11Sep 16, 2019Updated 6 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Python bindings for controlling MPI probe stations☆10Feb 9, 2026Updated 2 weeks ago