scale-lab / ABACUS
ABACUS is a tool for approximate logic synthesis
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for ABACUS
- A fast, accurate trace-based simulator for High-Level Synthesis.☆34Updated 6 months ago
- ☆22Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- DASS HLS Compiler☆27Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- A list of our chiplet simulaters☆20Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆31Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- Project repo for the POSH on-chip network generator☆43Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆31Updated last week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆32Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 2 weeks ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated 11 months ago
- SRAM☆20Updated 4 years ago
- The first version of TritonPart☆21Updated 10 months ago
- ☆15Updated 2 years ago
- ☆37Updated 4 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 8 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆28Updated last month
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆14Updated 3 years ago
- ☆24Updated 8 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆33Updated 6 months ago
- The Verilog source code for DRUM approximate multiplier.☆27Updated last year
- ☆86Updated 8 months ago
- ☆12Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago