albertodbg / log-arithmeticLinks
This is a repository for logarithmic Functional Units
☆17Updated 2 years ago
Alternatives and similar repositories for log-arithmetic
Users that are interested in log-arithmetic are comparing it to the libraries listed below
Sorting:
- ☆59Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- Universal number Posit HDL Arithmetic Architecture generator☆64Updated 6 years ago
- ☆30Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆92Updated this week
- ☆71Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- ☆19Updated 8 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆162Updated last month
- ☆85Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆26Updated 2 years ago
- System Verilog code describing a fully combinational binarized neural network.☆34Updated 7 years ago
- Vitis HLS Library for FINN☆208Updated 2 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆63Updated 5 months ago
- ☆37Updated 6 months ago
- ☆22Updated 3 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- A heterogeneous accelerator-centric compute cluster☆30Updated last week