albertodbg / log-arithmetic
This is a repository for logarithmic Functional Units
☆16Updated 2 years ago
Alternatives and similar repositories for log-arithmetic:
Users that are interested in log-arithmetic are comparing it to the libraries listed below
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- ☆22Updated 2 years ago
- ☆56Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆19Updated last week
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆46Updated last year
- ☆27Updated 5 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆55Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- PACoGen: Posit Arithmetic Core Generator☆68Updated 5 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆21Updated 3 years ago
- ☆83Updated 8 months ago
- ☆69Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated 2 weeks ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆129Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- Approximate layers - TensorFlow extension☆27Updated 10 months ago
- ☆33Updated 3 weeks ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated last week
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆45Updated last month
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- IC implementation of TPU☆98Updated 5 years ago
- ☆71Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆210Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆129Updated last month