albertodbg / log-arithmetic
This is a repository for logarithmic Functional Units
☆16Updated last year
Related projects ⓘ
Alternatives and complementary repositories for log-arithmetic
- ☆55Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 2 years ago
- ☆69Updated 4 years ago
- ☆19Updated last week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- ☆83Updated 5 months ago
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- IC implementation of TPU☆86Updated 4 years ago
- ☆70Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆85Updated 2 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆52Updated 5 years ago
- Library of approximate arithmetic circuits☆51Updated 2 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆9Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆23Updated 7 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Open-source of MSD framework☆14Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆113Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago