☆25Jun 23, 2024Updated 2 years ago
Alternatives and similar repositories for ELAU
Users that are interested in ELAU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTLMeter benchmark suite☆33Updated this week
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 9 months ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 3 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 7 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- TBD☆15Feb 6, 2025Updated last year
- A tiny 3-stage RISC-V core written in Chisel.☆18Apr 14, 2023Updated 3 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 6 months ago
- Hardcaml Verification Tools☆20Jul 10, 2026Updated 2 months ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Engineering Program on RTL Design for FPGA Accelerator☆36Aug 1, 2020Updated 6 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆42Aug 15, 2025Updated last year
- Digital logic benchmark suite☆88Sep 28, 2026Updated last week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- Nix flake for more up-to-date versions of EDA tools☆34Updated this week
- C++ header-only ESOP library☆16May 18, 2024Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 11 months ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆152Jul 23, 2025Updated last year
- Netlist API (and more) for EDA flow development☆165Updated this week
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 3 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- CRC Theory and Implement. explain initial value of CRC☆16Feb 26, 2021Updated 5 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 8 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆45Sep 10, 2026Updated last month
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year