☆25Jun 23, 2024Updated 2 years ago
Alternatives and similar repositories for ELAU
Users that are interested in ELAU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 7 months ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 3 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 4 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- TBD☆15Feb 6, 2025Updated last year
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- GPU-based logic synthesis tool☆107Mar 31, 2026Updated 3 months ago
- Hardcaml Verification Tools☆19Jul 10, 2026Updated last week
- Engineering Program on RTL Design for FPGA Accelerator☆34Aug 1, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆41Aug 15, 2025Updated 11 months ago
- Digital logic benchmark suite☆69Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- Nix flake for more up-to-date versions of EDA tools☆29Updated this week
- C++ header-only ESOP library☆16May 18, 2024Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- nMigen support for Xilinx Zynq devices☆17Nov 5, 2022Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated 11 months ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- CRC Theory and Implement. explain initial value of CRC☆16Feb 26, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- Netlist API (and more) for EDA flow development☆149Updated this week