☆23Jun 23, 2024Updated last year
Alternatives and similar repositories for ELAU
Users that are interested in ELAU are comparing it to the libraries listed below
Sorting:
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 2 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 3 weeks ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- TBD☆15Feb 6, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆41Aug 15, 2025Updated 7 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last week
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- An implementation of RISC-V☆50Dec 11, 2025Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- nMigen support for Xilinx Zynq devices☆15Nov 5, 2022Updated 3 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆104Updated this week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆19Oct 28, 2024Updated last year
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆75Updated this week
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- CRC Theory and Implement. explain initial value of CRC☆16Feb 26, 2021Updated 5 years ago
- Logic circuit analysis and optimization☆46Feb 2, 2026Updated last month
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- CMake based hardware build system☆35Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆76Nov 19, 2025Updated 4 months ago