☆21Jun 23, 2024Updated last year
Alternatives and similar repositories for ELAU
Users that are interested in ELAU are comparing it to the libraries listed below
Sorting:
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated last week
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 2 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- CMake based hardware build system☆35Updated this week
- TBD☆14Feb 6, 2025Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- design and verification of asynchronous circuits☆43Updated this week
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Aug 15, 2025Updated 6 months ago
- Filelist generator☆20Feb 3, 2026Updated 3 weeks ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 9 months ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- An implementation of RISC-V☆49Dec 11, 2025Updated 2 months ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆16Dec 3, 2025Updated 2 months ago
- a Python framework for managing embedded HW/SW projects☆18Updated this week
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- ☆14Apr 29, 2024Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- ☆28Mar 31, 2025Updated 11 months ago
- ☆37Jun 19, 2019Updated 6 years ago