pulp-platform / ELAULinks
☆20Updated last year
Alternatives and similar repositories for ELAU
Users that are interested in ELAU are comparing it to the libraries listed below
Sorting:
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- ☆33Updated 10 months ago
- CMake based hardware build system☆32Updated last week
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- A configurable SRAM generator☆57Updated 2 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- OpenDesign Flow Database☆16Updated 7 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆18Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 5 months ago
- Open source RTL simulation acceleration on commodity hardware☆31Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆91Updated this week
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆92Updated last year
- Library of open source Process Design Kits (PDKs)☆58Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- Open source process design kit for 28nm open process☆67Updated last year
- ☆44Updated 5 years ago
- ☆14Updated 5 months ago
- APB UVC ported to Verilator☆11Updated last year
- ☆38Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 3 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago