pulp-platform / ELAULinks
☆18Updated 11 months ago
Alternatives and similar repositories for ELAU
Users that are interested in ELAU are comparing it to the libraries listed below
Sorting:
- ☆32Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- A configurable SRAM generator☆50Updated this week
- CMake based hardware build system☆23Updated 2 weeks ago
- SRAM☆22Updated 4 years ago
- Characterizer☆22Updated 2 weeks ago
- An automatic clock gating utility☆48Updated last month
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Open source process design kit for 28nm open process☆56Updated last year
- ☆36Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆13Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- APB UVC ported to Verilator☆11Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- ☆44Updated 5 years ago
- Open Source PHY v2☆28Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆42Updated last week
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- sram/rram/mram.. compiler☆35Updated last year
- ☆33Updated 5 years ago