pulp-platform / ELAULinks
☆19Updated last year
Alternatives and similar repositories for ELAU
Users that are interested in ELAU are comparing it to the libraries listed below
Sorting:
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆32Updated 6 months ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- CMake based hardware build system☆29Updated last week
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆16Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 8 months ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆49Updated last month
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Open Source PHY v2☆29Updated last year
- design and verification of asynchronous circuits☆39Updated 2 weeks ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- APB UVC ported to Verilator☆11Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- sram/rram/mram.. compiler☆37Updated last year
- SRAM☆22Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 6 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Equivalence checking with Yosys☆45Updated 3 weeks ago
- Cross EDA Abstraction and Automation☆39Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago