d-kfmnn / amulet2
AMulet 2. - A better AIG Multiplier Examination Tool
☆23Updated 2 years ago
Alternatives and similar repositories for amulet2:
Users that are interested in amulet2 are comparing it to the libraries listed below
- Hardware Model Checker☆32Updated this week
- A generic parser and tool package for the BTOR2 format.☆41Updated 2 months ago
- ☆15Updated 4 years ago
- Random Generator of Btor2 Files☆9Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 7 months ago
- ☆12Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- Reads a state transition system and performs property checking☆76Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 4 months ago
- AIGER And-Inverter-Graph Library☆67Updated this week
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- Research paper based on or related to ABC.☆25Updated this week
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 7 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- Pono: A flexible and extensible SMT-based model checker☆90Updated last week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated last month
- BTOR2 MLIR project☆23Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆13Updated 6 years ago
- Python version of tools to work with AIG formatted files☆10Updated 9 months ago
- ILA Model Database☆22Updated 4 years ago
- C++ header-only exact synthesis library☆15Updated 2 years ago
- An advanced header-only exact synthesis library☆24Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 weeks ago
- ☆17Updated 7 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆25Updated 5 years ago
- ☆27Updated 9 months ago