d-kfmnn / amulet2
AMulet 2. - A better AIG Multiplier Examination Tool
☆20Updated last year
Related projects: ⓘ
- AIGER And-Inverter-Graph Library☆57Updated 3 months ago
- A generic parser and tool package for the BTOR2 format.☆39Updated 2 weeks ago
- ☆14Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆20Updated 2 months ago
- ☆12Updated last year
- CoreIR Symbolic Analyzer☆61Updated 3 years ago
- Reads a state transition system and performs property checking☆75Updated last week
- Pono: A flexible and extensible SMT-based model checker☆68Updated this week
- BTOR2 MLIR project☆16Updated 8 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆14Updated 5 years ago
- ILA Model Database☆20Updated 3 years ago
- Research paper based on or related to ABC.☆14Updated this week
- A Formal Verification Framework for Chisel☆16Updated 5 months ago
- An advanced header-only exact synthesis library☆22Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆52Updated this week
- ☆11Updated 4 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆13Updated 5 years ago
- Recent papers related to hardware formal verification.☆53Updated 11 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆51Updated 9 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 4 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆13Updated 7 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 2 months ago
- ☆14Updated 2 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated this week
- ☆10Updated 3 years ago
- C++ header-only exact synthesis library☆15Updated last year
- ☆12Updated 10 months ago
- Python version of tools to work with AIG formatted files☆10Updated 4 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated 11 months ago
- ☆16Updated 3 months ago