AMulet 2. - A better AIG Multiplier Examination Tool
☆30Dec 23, 2025Updated 7 months ago
Alternatives and similar repositories for amulet2
Users that are interested in amulet2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- A generic parser and tool package for the BTOR2 format.☆49Sep 18, 2025Updated 10 months ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- Reads a state transition system and performs property checking☆93Sep 12, 2025Updated 10 months ago
- Connecting bv_decide to SMTLIB.☆15Updated this week
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- Research paper based on or related to ABC.☆72Jun 11, 2026Updated last month
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- SAT Solver SATCH☆124Feb 10, 2026Updated 5 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- ☆15Dec 6, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Jan 3, 2018Updated 8 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- ☆18Nov 9, 2022Updated 3 years ago
- LLM-Assisted Hardware Formal Verification Tool☆111Jul 13, 2026Updated last week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…☆364Updated this week
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- static symmetry breaking for SAT☆21May 26, 2026Updated last month
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- A standalone structural (gate-level) verilog parser☆41Jul 16, 2026Updated last week
- Equivalence checking with Yosys☆59Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,204Updated this week