AMulet 2. - A better AIG Multiplier Examination Tool
☆26Dec 23, 2025Updated 2 months ago
Alternatives and similar repositories for amulet2
Users that are interested in amulet2 are comparing it to the libraries listed below
Sorting:
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- ☆19Jul 12, 2024Updated last year
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- MLIR+EqSat☆26Jan 10, 2026Updated last month
- ☆14Jun 18, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- Hardware Formal Verification Tool☆88Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago
- ☆20Jun 12, 2024Updated last year
- ☆17Mar 9, 2024Updated last year
- Equivalence checking with Yosys☆58Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 11 months ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Aug 15, 2025Updated 6 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- ☆19Jan 2, 2026Updated 2 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year