Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024
☆29Sep 3, 2024Updated last year
Alternatives and similar repositories for LaM4Inv
Users that are interested in LaM4Inv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ranking LLM-Generated Loop Invariants for Program Verification.☆12Aug 20, 2024Updated last year
- 软件工程与形式化方法相关前沿工作阅读与分享☆36Oct 27, 2025Updated 4 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- AE-solver and Skolemizer☆17Dec 9, 2024Updated last year
- Generates loop invariants for program verification☆63Jan 22, 2021Updated 5 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 3 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Code2Inv: Learning Loop Invariants for Program Verification☆104Jan 26, 2021Updated 5 years ago
- Bit-bLAsting solving Non-linear integer constraints.☆22Jul 3, 2025Updated 8 months ago
- ☆24Feb 11, 2021Updated 5 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A Simple CDCL Solver☆35Mar 8, 2023Updated 3 years ago
- The Eldarica model checker☆104Mar 9, 2026Updated 2 weeks ago
- Recent papers related to hardware formal verification.☆77Sep 20, 2023Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆14Jun 18, 2023Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆41Aug 15, 2025Updated 7 months ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆22Jul 24, 2025Updated 7 months ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 10 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- RTLMeter benchmark suite☆29Mar 15, 2026Updated last week
- ☆14Jan 3, 2018Updated 8 years ago
- Replication package for the paper "Systematically Covering Input Structure" published at ASE 2019☆10Jul 6, 2023Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 3 years ago
- Perform Model Checking and POMDP Planning from LTL specifications using POMDPs.jl☆15Aug 8, 2024Updated last year
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 6 months ago
- SATZilla SAT feature extraction tool☆11Updated this week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- ☆10Sep 24, 2019Updated 6 years ago
- ☆24Nov 18, 2025Updated 4 months ago
- Exploration of primes, factorization and number theory through haskell☆10Oct 10, 2016Updated 9 years ago
- Logic circuit analysis and optimization☆46Feb 2, 2026Updated last month
- ☆12Jun 10, 2025Updated 9 months ago
- A simple REPL for Lean 4, returning information about errors and sorries.☆12Jun 19, 2023Updated 2 years ago