Supplemental technology files for ASAP7 PDK with Synopsys design flow
☆28Jan 27, 2023Updated 3 years ago
Alternatives and similar repositories for asap7_snps
Users that are interested in asap7_snps are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Jul 18, 2024Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆73Jun 25, 2024Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- Open stadard cell library for open 28nm process☆18Jul 5, 2023Updated 3 years ago
- Characterizer☆39Aug 26, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open Source Cell Library for Predictive CNFET Technology☆17Mar 12, 2026Updated 7 months ago
- ☆50May 18, 2024Updated 2 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆20Dec 1, 2023Updated 2 years ago
- ☆17Jul 16, 2020Updated 6 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆169Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆300Jun 18, 2026Updated 4 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- GT3 PDK☆44Nov 14, 2025Updated 11 months ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ISPD26 Contest: Post-Placement Buffering and Sizing☆35May 3, 2026Updated 5 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Nov 9, 2025Updated 11 months ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆24May 8, 2024Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆42Aug 15, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- ☆41Sep 30, 2025Updated last year
- ☆355Mar 12, 2025Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- fast probabilistic symmetry detection on graphs☆22Aug 13, 2026Updated 2 months ago
- ☆61Oct 10, 2026Updated last week
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 10, 2026Updated last week
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆61Apr 8, 2024Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆29May 18, 2025Updated last year
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆16Jun 30, 2024Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A library of open PDK packages☆135Updated this week
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆15Nov 30, 2020Updated 5 years ago
- ☆11Apr 8, 2025Updated last year
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated last week
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 8 months ago