Supplemental technology files for ASAP7 PDK with Synopsys design flow
☆25Jan 27, 2023Updated 3 years ago
Alternatives and similar repositories for asap7_snps
Users that are interested in asap7_snps are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆21May 8, 2024Updated 2 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆41Aug 15, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆30Jul 24, 2025Updated 11 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- RTLMeter benchmark suite☆31Updated this week
- ☆11Apr 8, 2025Updated last year
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆14Nov 30, 2020Updated 5 years ago
- ☆47Mar 2, 2023Updated 3 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 不围棋c语言实现，大一大作业，关键算法是判断围棋中的气☆10Aug 14, 2020Updated 5 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 5 months ago
- MentorGraphics KeyGen & Patch Tool☆17Feb 18, 2022Updated 4 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- 复旦数字集成电路设计自动化项目文档☆11Apr 12, 2025Updated last year
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆18Dec 1, 2023Updated 2 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- Gaussian noise generator Verilog IP core☆34Updated this week
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆63Jun 23, 2026Updated 2 weeks ago
- CERN PyTorch Tutorial for Jet Images generation with GANs☆10Apr 11, 2018Updated 8 years ago
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 2 years ago
- The PS-FPGA project (top level)☆26May 12, 2021Updated 5 years ago
- Berkeley Analog Generator☆16Apr 3, 2019Updated 7 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆17Apr 17, 2021Updated 5 years ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆11Jan 23, 2026Updated 5 months ago
- AllPix is a powerful tool for various simulation goals with pixel detectors, see the Twiki page for more details☆14Feb 20, 2019Updated 7 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- heptrkx-ctd☆18May 12, 2017Updated 9 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago