Supplemental technology files for ASAP7 PDK with Synopsys design flow
☆26Jan 27, 2023Updated 3 years ago
Alternatives and similar repositories for asap7_snps
Users that are interested in asap7_snps are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆34Jul 18, 2024Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆70Jun 25, 2024Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- Open stadard cell library for open 28nm process☆18Jul 5, 2023Updated 3 years ago
- Characterizer☆39Aug 26, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open Source Cell Library for Predictive CNFET Technology☆15Mar 12, 2026Updated 5 months ago
- ☆49May 18, 2024Updated 2 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆19Dec 1, 2023Updated 2 years ago
- ☆17Jul 16, 2020Updated 6 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆145Aug 31, 2026Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆295Jun 18, 2026Updated 2 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- GT3 PDK☆41Nov 14, 2025Updated 9 months ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆35May 3, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 9 months ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆21May 8, 2024Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆42Aug 15, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- ☆38Sep 30, 2025Updated 11 months ago
- ☆337Mar 12, 2025Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆44Jan 13, 2023Updated 3 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- fast probabilistic symmetry detection on graphs☆22Aug 13, 2026Updated 3 weeks ago
- ☆61Jan 19, 2026Updated 7 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆43Updated this week
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆60Apr 8, 2024Updated 2 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆16Jun 30, 2024Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- A library of open PDK packages☆130Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆15Nov 30, 2020Updated 5 years ago
- ☆11Apr 8, 2025Updated last year
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- A Lean-embedded framework to verify Verilog modules☆15Aug 15, 2026Updated 3 weeks ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 7 months ago
- A Rust-based LEF and DEF file viewer☆15Mar 13, 2026Updated 5 months ago