ChayCai / HierCGRALinks
HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration
☆14Updated 2 years ago
Alternatives and similar repositories for HierCGRA
Users that are interested in HierCGRA are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆81Updated 3 months ago
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- ☆108Updated last year
- A list of our chiplet simulaters☆46Updated 6 months ago
- CGRA Compilation Framework☆91Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- ☆54Updated 6 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆165Updated 2 years ago
- ☆38Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆208Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆286Updated last year
- ☆61Updated 9 months ago
- An Open-Source Tool for CGRA Accelerators☆27Updated 3 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆16Updated last month
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Updated 5 years ago
- HLS-based Graph Processing Framework on FPGAs☆150Updated 3 years ago
- DRA+RISC-V Exploration Framework☆18Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- ☆53Updated 7 months ago