HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration
☆15Mar 6, 2023Updated 3 years ago
Alternatives and similar repositories for HierCGRA
Users that are interested in HierCGRA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆21Nov 12, 2025Updated 9 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- Wonton: Virtual GUI for FPGA☆14Jan 6, 2023Updated 3 years ago
- Panoramic Out-of-Distribution Segmentation☆15Jun 15, 2026Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆34Sep 12, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Knob UI control for React☆22Sep 16, 2022Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆87Mar 30, 2026Updated 4 months ago
- [ISPD'24] FuILT: Full Chip ILT System With Boundary Healing☆22Nov 4, 2025Updated 9 months ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- Efficient graph clustering software for normalized cut and ratio association on undirected graphs. Copyright(c) 2008 Brian Kulis, Yuqiang…☆23Jul 1, 2012Updated 14 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- A classic five stage pipelined processor☆13Mar 13, 2024Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Mar 19, 2025Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 7 months ago
- A simple trace-based cache simulator☆17Jan 3, 2025Updated last year
- [ASICON'25] User-friendly lithography simulation engine for full-chip scale mask optimization☆49Dec 17, 2025Updated 8 months ago
- Elana: A Simple Energy & Latency Analyzer for LLMs☆16Apr 3, 2026Updated 4 months ago
- RangeSanitizer (RSan) detects spatial and temporal memory errors in C/C++ programs using efficient range checks.☆18Nov 4, 2025Updated 9 months ago
- ESL-CGRA-simulator☆22Apr 10, 2026Updated 4 months ago
- File monitor for wafer maps, tester files, or about anything.☆13Aug 15, 2018Updated 8 years ago
- RPerf: Accurate Latency Measurement Framework for RDMA☆15Apr 14, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a fast fixed size block allocator☆20Aug 29, 2015Updated 10 years ago
- CGRA Compilation Framework☆93Jul 15, 2023Updated 3 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 3 years ago
- ☆18Jan 22, 2025Updated last year
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆13May 30, 2023Updated 3 years ago
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 6 months ago
- use Cinder with Google Cardboard VR☆11Jun 21, 2017Updated 9 years ago
- The Ultra-Low Power RISC Core☆49Sep 1, 2019Updated 6 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆72Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- imageC / EVAnalyzer2 - High throughput biological image processor☆10Jun 28, 2026Updated last month
- An integrated CGRA design framework☆93Mar 18, 2025Updated last year
- You rule, a memory scanner tool for Windows☆14Jan 20, 2023Updated 3 years ago
- Program for adding, removing, editing and visualising events related to history☆10Feb 25, 2023Updated 3 years ago
- DAA: A Delta Age AdaIN operation for age estimation via binary code transformer (CVPR2023)☆39Mar 10, 2025Updated last year
- ☆10Jan 15, 2019Updated 7 years ago
- A custom pytorch Dataset extension that provides a faster iteration and better RAM usage☆46Mar 14, 2024Updated 2 years ago