CristianTirelli / SAT-MapItLinks
☆14Updated 2 months ago
Alternatives and similar repositories for SAT-MapIt
Users that are interested in SAT-MapIt are comparing it to the libraries listed below
Sorting:
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- ☆54Updated 6 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆56Updated 5 months ago
- ☆87Updated last year
- ☆13Updated last year
- CGRA Compilation Framework☆91Updated 2 years ago
- ☆16Updated this week
- Dataset for ML-guided Accelerator Design☆43Updated last year
- ☆18Updated 8 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- ☆18Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 3 weeks ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆81Updated 3 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- An integrated CGRA design framework☆91Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- The first version of TritonPart☆31Updated 2 years ago
- ☆46Updated last year
- ☆61Updated 9 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆46Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- ☆41Updated 3 years ago
- ☆32Updated last year