CristianTirelli / SAT-MapItLinks
☆12Updated this week
Alternatives and similar repositories for SAT-MapIt
Users that are interested in SAT-MapIt are comparing it to the libraries listed below
Sorting:
- The Chronos FPGA Framework to accelerate ordered applications☆23Updated 5 years ago
- ☆12Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆44Updated last week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated 3 weeks ago
- ☆15Updated this week
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- ☆47Updated last month
- CGRA Compilation Framework☆86Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- ☆87Updated last year
- ☆56Updated 4 months ago
- An integrated CGRA design framework☆90Updated 4 months ago
- ☆17Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- ☆30Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- ☆58Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆128Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 4 years ago
- ☆59Updated this week
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 10 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- GPU-based logic synthesis tool☆87Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year