yasnakateb/CGRAs external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

yasnakateb/CGRAs

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/yasnakateb/CGRAs)

Close

yasnakateb / CGRAsView on GitHubMore

• External links
• Readme badge

Coarse Grained Reconfigurable Arrays with Chisel3

☆11Jul 1, 2024Updated 2 years ago

Alternatives and similar repositories for CGRAs

Users that are interested in CGRAs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• mnnuahg / StamicCGRA

  View on GitHub
  A static dataflow CGRA with dynamic dataflow execution capability
  ☆10Aug 28, 2021Updated 5 years ago
• yasnakateb / NoCRouter

  View on GitHub
  🎞️ NoC router in Verilog with FIFO
  ☆15Sep 1, 2022Updated 4 years ago
• yasnakateb / PipelinedMIPS

  View on GitHub
  🔮 A 16-bit MIPS Processor Implementation in Verilog HDL
  ☆12Aug 30, 2020Updated 6 years ago
• mdc-suite / mdc

  View on GitHub
  Multi-Dataflow Composer (MDC) design suite
  ☆11Updated this week
• os-chip-design / chip-design-book

  View on GitHub
  Introduction to Chip Design
  ☆14Oct 28, 2026Updated last week
• Simple, predictable pricing with DigitalOcean hosting • Ad
  Always know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
• tancheng / VectorCGRA

  View on GitHub
  CGRA framework with vectorization support.
  ☆56Oct 29, 2026Updated last week
• hal-lab-u-tokyo / GenMap

  View on GitHub
  Application Mapping Framework for spatially mapping CGRAs using Genetic Algorithm
  ☆11May 3, 2024Updated 2 years ago
• efabless / caravel-lite

  View on GitHub
  ☆18Nov 4, 2024Updated 2 years ago
• mlwithme / TransformerTutorial

  View on GitHub
  Transformer 原理剖析与实践（从零开始）@月来客栈 出品
  ☆11Mar 14, 2025Updated last year
• StanfordAHA / lassen

  View on GitHub
  The PE for the second generation CGRA (garnet).
  ☆18Oct 27, 2026Updated last week
• shariethernet / CGRA-ME

  View on GitHub
  This repository contains CGRA-ME Framework from University of Toronto. This is uploaded in this repository only for quick and easy access…
  ☆13Nov 15, 2021Updated 4 years ago
• hal-lab-u-tokyo / CGRAOmp

  View on GitHub
  OpenMP front-end based on LLVM for CGRAs
  ☆11Oct 2, 2022Updated 4 years ago
• ecolab-nus / morpher

  View on GitHub
  An Open-Source Tool for CGRA Accelerators
  ☆93Mar 30, 2026Updated 7 months ago
• yasnakateb / PipelinedARM

  View on GitHub
  💎 A 32-bit ARM Processor Implementation in Verilog HDL
  ☆31Mar 21, 2022Updated 4 years ago
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• pnnl / OpenCGRA

  View on GitHub
  OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
  ☆184Mar 4, 2026Updated 8 months ago
• ciceklab / DeepND

  View on GitHub
  DeepND ASD & ID
  ☆12Apr 29, 2022Updated 4 years ago
• ninolomata / bao-cva6-guide

  View on GitHub
  ☆13Nov 9, 2023Updated 2 years ago
• StanfordAHA / CGRAFlowDoc

  View on GitHub
  Documentation for the entire CGRAFlow
  ☆19Sep 17, 2021Updated 5 years ago
• Kuree / cgra_pnr

  View on GitHub
  Fast PnR toolchain for CGRA
  ☆18Jul 26, 2024Updated 2 years ago
• PolyArch / dsa-framework

  View on GitHub
  Release of stream-specialization software/hardware stack.
  ☆127May 5, 2023Updated 3 years ago
• NetSys / ideal-simulator

  View on GitHub
  Simulator for pFabric's ideal algorithm.
  ☆11Apr 14, 2016Updated 10 years ago
• tharinduSamare / Multicore_processor_verilog_design

  View on GitHub
  This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.
  ☆12Jan 8, 2022Updated 4 years ago
• tancheng / CGRA-Bench

  View on GitHub
  ☆15Mar 17, 2026Updated 7 months ago
• Bare Metal GPUs on DigitalOcean Gradient AI • Ad
  Purpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
• ciceklab / DECoNT

  View on GitHub
  Exome Copy Number Variation Polisher via Deep Learning
  ☆18Jun 1, 2020Updated 6 years ago
• meta-soul / dmeta-embedding-examples

  View on GitHub
  ☆17Jul 21, 2024Updated 2 years ago
• AhmadElsagheer / MIPS-simulator

  View on GitHub
  Simulator for MIPS instruction set architecture using pipelining
  ☆14Apr 29, 2016Updated 10 years ago
• yasnakateb / Chatroom

  View on GitHub
  🗣 Chatroom in Rust
  ☆14Oct 21, 2019Updated 7 years ago
• pulp-platform / fpu_ss

  View on GitHub
  CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor
  ☆17Sep 18, 2026Updated last month
• arktur04 / SRAM

  View on GitHub
  The Verilog model for SRAM IS61WV102416 chip with timings
  ☆10Mar 14, 2015Updated 11 years ago
• tongchen126 / fpga_pcie_ethernet

  View on GitHub
  ☆18Apr 7, 2022Updated 4 years ago
• ekinakyurek / KnetLayers.jl

  View on GitHub
  Useful Layers for Knet
  ☆21Aug 8, 2021Updated 5 years ago
• b03901165Shih / 2020-SRAM-training-course

  View on GitHub
  Memory Compiler Tutorial
  ☆15Oct 7, 2020Updated 6 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• jserot / caph

  View on GitHub
  A language and toolset for implementing dataflow applications on FPGAs
  ☆28Mar 19, 2026Updated 7 months ago
• ciceklab / UTRGAN

  View on GitHub
  Learning to Generate UTR Sequences for Optimized Ribosome Load and Gene Expression
  ☆25May 11, 2025Updated last year
• sarchlab / zeonica

  View on GitHub
  Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.
  ☆23Updated this week
• yhqiu16 / TRAM

  View on GitHub
  Template-based Reconfigurable Architecture Modeling Framework
  ☆15Aug 16, 2022Updated 4 years ago
• ecolab-nus / Morpher_CGRA_Mapper

  View on GitHub
  ☆19Apr 23, 2025Updated last year
• IHP-GmbH / ihp-sg13-librelane-template

  View on GitHub
  LibreLane full-chip flow template for IHP SG13G2 OpenPDK
  ☆26Oct 17, 2026Updated 2 weeks ago
• baichen318 / boom-explorer-public

  View on GitHub
  The open-sourced version of BOOM-Explorer
  ☆52May 31, 2023Updated 3 years ago