yasnakateb / CGRAs
Coarse Grained Reconfigurable Arrays with Chisel3
β12Updated 9 months ago
Alternatives and similar repositories for CGRAs:
Users that are interested in CGRAs are comparing it to the libraries listed below
- πΆπ» My first baby steps into the world of NoCβ11Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Designβ49Updated 7 years ago
- A static dataflow CGRA with dynamic dataflow execution capabilityβ10Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator bβ¦β39Updated 6 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Acceleratorβ27Updated last year
- β26Updated 5 years ago
- β31Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Frameworkβ14Updated 2 years ago
- β3Updated 3 years ago
- Ratatoskr NoC Simulatorβ24Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Acceleratorsβ34Updated 3 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration deβ¦β34Updated 3 weeks ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.β20Updated 2 years ago
- HLS for Networks-on-Chipβ34Updated 4 years ago
- eyeriss-chisel3β40Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.β74Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.β20Updated 9 years ago
- cycle accurate Network-on-Chip Simulatorβ27Updated 2 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRAβ14Updated 6 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCeleratorsβ28Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLSβ90Updated 7 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and periβ¦β37Updated 2 years ago
- Domain-Specific Architecture Generator 2β20Updated 2 years ago
- β11Updated 5 months ago
- An Open-Source Tool for CGRA Acceleratorsβ64Updated last week
- A Reconο¬gurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.β28Updated 3 years ago
- β20Updated 2 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensionsβ10Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventusβ25Updated 2 weeks ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable acceleratorsβ45Updated 3 years ago