yasnakateb / CGRAsView external linksLinks
Coarse Grained Reconfigurable Arrays with Chisel3
☆13Jul 1, 2024Updated last year
Alternatives and similar repositories for CGRAs
Users that are interested in CGRAs are comparing it to the libraries listed below
Sorting:
- 🎞️ NoC router in Verilog with FIFO☆16Sep 1, 2022Updated 3 years ago
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆13Nov 11, 2025Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 5 months ago
- This repository contains an implementation for Portals4. Portals4 is a Network Programming Interface which allows high-performance networ…☆14Sep 3, 2024Updated last year
- CGRA framework with vectorization support.☆43Updated this week
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆12Mar 25, 2022Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- Simple yet powerful ping library.☆10Jan 31, 2023Updated 3 years ago
- Solutions for programming exercises of "Introduction to Assembly Language Programming (Second Edition)" by Sivarama P. Dandamudi☆10Mar 4, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- P2P mesh network with focus on broadcasting.☆11Mar 20, 2024Updated last year
- ☆11Aug 4, 2022Updated 3 years ago
- Simple yet powerful route tracing library.☆11Jan 31, 2023Updated 3 years ago
- 在module level分析模型的性能☆13Jun 21, 2025Updated 7 months ago
- FPGA创新设计大赛全国二等奖,Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- The open-sourced version of BOOM-Explorer☆45May 31, 2023Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- ☆14Oct 7, 2020Updated 5 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 3 months ago
- A telegram bot to fetch music lyrics☆10May 8, 2017Updated 8 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- SHUOSC RISC-V implementation☆11May 12, 2024Updated last year
- zenity-open-files, a lua script for mpv media player that uses Gnome's zenity to open files, subtitles or URLs.☆14Aug 3, 2023Updated 2 years ago
- ☆13Jun 24, 2016Updated 9 years ago
- ☆16Aug 14, 2025Updated 6 months ago
- ☆11Apr 29, 2022Updated 3 years ago
- Fenix: A Portable, Flexible Fault Tolerance Programming Framework for MPI Applications☆15Updated this week
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago
- ☆13Nov 9, 2023Updated 2 years ago