yasnakateb / CGRAs
Coarse Grained Reconfigurable Arrays with Chisel3
☆12Updated 9 months ago
Alternatives and similar repositories for CGRAs:
Users that are interested in CGRAs are comparing it to the libraries listed below
- 👶🏻 My first baby steps into the world of NoC☆11Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆61Updated 2 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- ☆26Updated 5 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆23Updated 6 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 5 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆66Updated last week
- ☆31Updated 5 years ago
- Advanced Architecture Labs with CVA6☆56Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆20Updated 11 months ago
- ☆42Updated 6 years ago
- ☆3Updated 3 years ago
- A list of our chiplet simulaters☆31Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated this week
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- ☆11Updated 4 months ago
- ☆25Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆16Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year