Xilinx / hls-llvm-projectLinks
☆37Updated last week
Alternatives and similar repositories for hls-llvm-project
Users that are interested in hls-llvm-project are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated this week
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆87Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- ☆98Updated last year
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆61Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆114Updated last year
- An integrated CGRA design framework☆91Updated 6 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- ☆58Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- CGRA framework with vectorization support.☆35Updated this week
- ☆50Updated 3 months ago
- RiVEC Bencmark Suite☆123Updated 10 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- ILA Model Database☆23Updated 5 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆59Updated 6 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago