peilin-chen / hls_for_cnn_mnistView external linksLinks
【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码
☆88Aug 6, 2022Updated 3 years ago
Alternatives and similar repositories for hls_for_cnn_mnist
Users that are interested in hls_for_cnn_mnist are comparing it to the libraries listed below
Sorting:
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 4 years ago
- some interesting demos for starters☆94Dec 2, 2022Updated 3 years ago
- LeNet5 on PYNQ via HLS☆38May 29, 2023Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆179Apr 10, 2023Updated 2 years ago
- LeNet-5 use c achieve☆13Jan 10, 2020Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆89Mar 15, 2019Updated 6 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Mar 16, 2023Updated 2 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 3 years ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- ☆19Sep 12, 2022Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆222Oct 16, 2025Updated 4 months ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- ☆100Mar 18, 2020Updated 5 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 5 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- FPGA project☆237Apr 5, 2022Updated 3 years ago
- ☆20Apr 7, 2021Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆21Oct 17, 2022Updated 3 years ago
- 在FPGA上部署深度学习项目☆24Mar 18, 2021Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆575Feb 19, 2021Updated 4 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 6 years ago
- ☆48May 21, 2018Updated 7 years ago
- This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect fac…☆27Dec 17, 2021Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Dec 13, 2020Updated 5 years ago
- ☆760Jan 22, 2026Updated 3 weeks ago
- Convolutional Neural Network Using High Level Synthesis☆90Sep 23, 2020Updated 5 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆29Dec 17, 2020Updated 5 years ago
- CNN Implemetation on ZYNQ-7010☆24Sep 24, 2023Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆785Dec 10, 2019Updated 6 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆188Sep 4, 2023Updated 2 years ago
- FPGA☆159Jun 29, 2024Updated last year
- Official code of the paper "Learning to Reduce Information Bottleneck for Object Detection in Aerial Images"☆11Jul 31, 2023Updated 2 years ago