peilin-chen / hls_for_cnn_mnistLinks
【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码
☆88Updated 3 years ago
Alternatives and similar repositories for hls_for_cnn_mnist
Users that are interested in hls_for_cnn_mnist are comparing it to the libraries listed below
Sorting:
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆177Updated 2 years ago
- some interesting demos for starters☆93Updated 3 years ago
- FPGA project☆235Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆219Updated 3 months ago
- FPGA☆159Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆263Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆139Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆87Updated 10 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆364Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆86Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆73Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆569Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- 一个开源的FPGA神经网络加速器。☆184Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆223Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago
- ☆300Updated last year
- ☆63Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆241Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆153Updated 8 months ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆305Updated 9 months ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆98Updated 10 months ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆36Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago