peilin-chen / hls_for_cnn_mnist
【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码
☆73Updated 2 years ago
Alternatives and similar repositories for hls_for_cnn_mnist:
Users that are interested in hls_for_cnn_mnist are comparing it to the libraries listed below
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆140Updated last year
- some interesting demos for starters☆73Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆158Updated 5 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆77Updated 3 years ago
- FPGA project☆215Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆92Updated last year
- FPGA☆152Updated 9 months ago
- ☆219Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆157Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆41Updated 3 weeks ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- Convolutional Neural Network RTL-level Design☆49Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆139Updated 4 years ago
- ☆61Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆477Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- ☆52Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆13Updated 8 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆316Updated last year
- 2023集创赛紫光同创杯一等奖项目☆105Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆162Updated last year
- 可运行☆31Updated 2 years ago
- ☆38Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆92Updated 3 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆38Updated 4 years ago
- PYNQ学习资料☆163Updated 5 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago