peilin-chen / hls_for_cnn_mnistLinks
【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码
☆78Updated 3 years ago
Alternatives and similar repositories for hls_for_cnn_mnist
Users that are interested in hls_for_cnn_mnist are comparing it to the libraries listed below
Sorting:
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆159Updated 2 years ago
- some interesting demos for starters☆82Updated 2 years ago
- FPGA project☆224Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆191Updated 9 months ago
- FPGA☆158Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- ☆246Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆172Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆342Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆525Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆151Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆60Updated 5 months ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆298Updated 4 months ago
- ☆62Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆120Updated last year
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆74Updated 5 months ago
- ☆54Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- ☆278Updated last year
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆26Updated 9 months ago
- ☆10Updated last year
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago