XS30 / Face-detection-in-PYNQ
This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect face.
☆25Updated 3 years ago
Alternatives and similar repositories for Face-detection-in-PYNQ:
Users that are interested in Face-detection-in-PYNQ are comparing it to the libraries listed below
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆73Updated 2 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- some interesting demos for starters☆73Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆77Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆92Updated last year
- FPGA实现动态图像识别☆19Updated 4 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆13Updated 8 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆140Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- FPGA☆152Updated 9 months ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- ☆52Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆38Updated 4 years ago
- 中文:☆97Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- PYNQ学习资料☆163Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆158Updated 4 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆93Updated last year
- Convolutional Neural Network RTL-level Design☆49Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆45Updated 5 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- ☆219Updated last year