XS30 / Face-detection-in-PYNQLinks
This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect face.
☆26Updated 3 years ago
Alternatives and similar repositories for Face-detection-in-PYNQ
Users that are interested in Face-detection-in-PYNQ are comparing it to the libraries listed below
Sorting:
- ☆246Updated last year
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆298Updated 4 months ago
- FPGA☆158Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆159Updated 2 years ago
- FPGA project☆224Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆342Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆525Updated 4 years ago
- some interesting demos for starters☆82Updated 2 years ago
- ☆54Updated 2 years ago
- 中文:☆101Updated 5 years ago
- PYNQ学习资料☆164Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆562Updated 7 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- FPGA实现动态图像识别☆21Updated 5 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆192Updated 9 months ago
- 一个开源的FPGA神经网络加速器。☆172Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆354Updated last year
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆64Updated last year