XS30 / Face-detection-in-PYNQ
This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect face.
☆24Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Face-detection-in-PYNQ
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- ☆45Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆63Updated 2 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆10Updated 2 years ago
- 中文:☆92Updated 4 years ago
- ☆191Updated 7 months ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆67Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆130Updated last year
- FPGA☆141Updated 4 months ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆122Updated 3 weeks ago
- PYNQ学习资料☆159Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- FPGA实现动态图像识别☆13Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆36Updated 5 years ago
- 一个开源的FPGA神经网络加速器。☆129Updated last year
- Convolutional Neural Network RTL-level Design☆35Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆123Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆161Updated 8 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆90Updated 11 months ago
- using xilinx xc6slx45 to implement mnist net☆80Updated 6 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆40Updated 7 months ago