XS30 / Face-detection-in-PYNQLinks
This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect face.
☆26Updated 3 years ago
Alternatives and similar repositories for Face-detection-in-PYNQ
Users that are interested in Face-detection-in-PYNQ are comparing it to the libraries listed below
Sorting:
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆83Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆87Updated 6 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- FPGA☆159Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆254Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆302Updated 6 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆161Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆357Updated 2 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆133Updated 2 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆86Updated 7 months ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- some interesting demos for starters☆85Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- 中文:☆104Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆55Updated 5 years ago
- FPGA project☆230Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- PYNQ学习资料☆172Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 10 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆84Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆203Updated 3 weeks ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆89Updated 5 years ago