use Zybo z7-20
☆17May 21, 2025Updated last year
Alternatives and similar repositories for MNIST-CNN-FPGA
Users that are interested in MNIST-CNN-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Jul 13, 2026Updated last week
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 4 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- A neural network fast inference library implementing Coral Edge TPU emulator using AVX2.☆15Mar 30, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Flexible XNN Engine - reconfigurable accelerator prototype for CNNs and more!☆17Feb 20, 2026Updated 5 months ago
- IEEE Access: Low-Power and High-Speed Deep FPGA Inference Engines for Weed Classification at the Edge☆11Apr 17, 2019Updated 7 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- Simulation for CACTI (Coded Aperture Compressive Temporal Imaging) System☆11Aug 1, 2021Updated 4 years ago
- My 32-bit RISC CPU for smallish FPGAs☆19Apr 20, 2022Updated 4 years ago
- Course Repository for Udemy Course: xxxx☆13Dec 7, 2024Updated last year
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- 프론트 개발자 여자친구의 특별한 생일 이벤트 프로젝트 🎉☆10Oct 23, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Release of PocketSDR NEO* edition schematics, PCB, and BOM in KICAD 7.0 format.☆13Jun 14, 2024Updated 2 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆15Jan 8, 2023Updated 3 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago
- ☆15Aug 3, 2021Updated 4 years ago
- Set of scripts for managing Vitis workspaces with git.☆15Dec 17, 2025Updated 7 months ago
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆24Updated this week
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆22Jul 21, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- How to create, train and quantize network, then integrate it into pre/post image processing and generate CUDA C++ code for targeting Jets…☆12May 7, 2025Updated last year
- Only Licence Key is here Download Software from below link.☆11Jul 13, 2026Updated last week
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- Software Receiver Design MatLab code☆15Jun 25, 2015Updated 11 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 5 years ago
- Software for OreSat's GPS receiver☆21Jun 11, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆23Jul 4, 2025Updated last year
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Jun 27, 2026Updated 3 weeks ago
- ☆15Dec 5, 2025Updated 7 months ago
- 한림대학교 오픈소스 SW 교육센터☆11Jan 30, 2020Updated 6 years ago
- Ethernet Mezzanine Card for the Ultra96☆16Oct 18, 2023Updated 2 years ago
- Software-Defined LunaNet LANS AFS Receiver☆18May 10, 2026Updated 2 months ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago