use Zybo z7-20
☆17May 21, 2025Updated last year
Alternatives and similar repositories for MNIST-CNN-FPGA
Users that are interested in MNIST-CNN-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Aug 18, 2026Updated last week
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 4 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A neural network fast inference library implementing Coral Edge TPU emulator using AVX2.☆15Mar 30, 2022Updated 4 years ago
- Flexible XNN Engine - reconfigurable accelerator prototype for CNNs and more!☆17Feb 20, 2026Updated 6 months ago
- IEEE Access: Low-Power and High-Speed Deep FPGA Inference Engines for Weed Classification at the Edge☆11Apr 17, 2019Updated 7 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- My 32-bit RISC CPU for smallish FPGAs☆19Apr 20, 2022Updated 4 years ago
- 프론트 개발자 여자친구의 특별한 생일 이벤트 프로젝트 🎉☆10Oct 23, 2023Updated 2 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Updated this week
- How to create, train and quantize network, then integrate it into pre/post image processing and generate CUDA C++ code for targeting Jets…☆12May 7, 2025Updated last year
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 5 years ago
- https://caravel-user-project.readthedocs.io☆18Mar 29, 2022Updated 4 years ago
- ☆19Jul 19, 2018Updated 8 years ago
- Python Library to automate messaging on whatsapp to unlimited people without having to actually save the number of the particular person☆16Oct 14, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆21Jul 21, 2025Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 5 years ago
- Software for OreSat's GPS receiver☆22Jun 11, 2026Updated 2 months ago
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆26Jul 4, 2025Updated last year
- ☆17Dec 5, 2025Updated 8 months ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Aug 14, 2026Updated 2 weeks ago
- 한림대학교 오픈소스 SW 교육센터☆11Jan 30, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- First order ray-optical system simulation☆19Jan 5, 2022Updated 4 years ago
- Software-Defined LunaNet LANS AFS Receiver☆18May 10, 2026Updated 3 months ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- ☆21Mar 9, 2026Updated 5 months ago
- ☆17Apr 6, 2022Updated 4 years ago
- This is a 3-layer SNN for MNIST☆15May 11, 2022Updated 4 years ago
- Code for Edge Learning Using a Fully Integrated Neuro-Inspired Memristor Chip☆17Jul 16, 2023Updated 3 years ago