哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验
☆17Oct 1, 2022Updated 4 years ago
Alternatives and similar repositories for HITSZ-DLA-2021
Users that are interested in HITSZ-DLA-2021 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- ☆10Oct 8, 2021Updated 5 years ago
- “全国大学生计算机系统能力大赛 - 操作系统设计赛(全国)- OS内核实现赛道龙芯LA2K1000分赛道” 一等奖参赛作品☆32Aug 24, 2024Updated 2 years ago
- ☆10Jul 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Nov 24, 2023Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- HLS & hls4ml Tutorial☆18Aug 5, 2020Updated 6 years ago
- USTC 算法基础 2022SP 实验☆13Jun 10, 2022Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆22Oct 10, 2026Updated 3 weeks ago
- Fast Floating Point Operators for High Level Synthesis☆26Feb 23, 2023Updated 3 years ago
- A toy compiler that translates SysY (a subset of C language) into ARMv7a assembly.☆12Sep 27, 2021Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- gem5学习仓库，基于官方教程的汉化精简版，并修正了官方教程中部分代码存在的一些小问题。gem5官方仓库：https://github.com/gem5/gem5☆13Sep 1, 2025Updated last year
- ☆10Feb 8, 2023Updated 3 years ago
- ☆19Sep 12, 2022Updated 4 years ago
- ☆15Oct 27, 2026Updated last week
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- USTC 体系结构 资料☆15Jul 17, 2022Updated 4 years ago
- UCAS High Performance Computing System 国科大高性能计算系统复习及试题☆17May 27, 2022Updated 4 years ago
- 数字IC验证学习笔记：SV/UVM/AMBA总线（AXI/APB/AHB/AXI-Lite/AXI-Stream）+ 数字IC验证校招面经☆44Oct 17, 2026Updated 3 weeks ago
- 该git存储了第六届EDA精英挑战赛赛题10所提供的标注文件。☆10Aug 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A scalable Eyeriss model in SystemC.☆36Jan 1, 2023Updated 3 years ago
- ☆11Jul 22, 2024Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 5 months ago
- HLS hardware implementation of LOCO-ANS coder☆11Feb 12, 2022Updated 4 years ago
- Self implementation of course projects for Computer Architecture 2022 Spring☆11Sep 17, 2022Updated 4 years ago
- nscscc2018☆27Oct 11, 2018Updated 8 years ago
- Simple DBMS MIT 6.830☆22Sep 14, 2018Updated 8 years ago
- My personal vim/neovim configuration files, dotfiles, docs and other scripts.☆15Updated this week
- 基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯（NSCSCC）个人赛参赛作品。☆43Apr 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆26Dec 29, 2024Updated last year
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated last year
- 西北工业大学本科毕业设计新版本模板，根据https://github.com/polossk/LaTeX-Template-For-NPU-Thesis 进行了调整☆32Jun 13, 2025Updated last year
- ☆10Apr 6, 2017Updated 9 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 6 months ago