哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验
☆17Oct 1, 2022Updated 3 years ago
Alternatives and similar repositories for HITSZ-DLA-2021
Users that are interested in HITSZ-DLA-2021 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- “全国大学生计算机系统能力大赛 - 操作系统设计赛(全国)- OS内核实现赛道龙芯LA2K1000分赛道” 一等奖参赛作品☆27Aug 24, 2024Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 27, 2025Updated 11 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆12Nov 24, 2023Updated 2 years ago
- HLS & hls4ml Tutorial☆16Aug 5, 2020Updated 5 years ago
- USTC 算法基础 2022SP 实验☆13Jun 10, 2022Updated 4 years ago
- UCAS High Performance Computing System 国科大高性能计算系统复习及试题☆17May 27, 2022Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 months ago
- ☆17Jul 10, 2026Updated 2 weeks ago
- ☆19Sep 12, 2022Updated 3 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 7 years ago
- USTC 体系结构 资料☆15Jul 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- ☆14Oct 8, 2024Updated last year
- NoC simulation using gem5 (a simple tul)☆16Mar 23, 2024Updated 2 years ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆25Dec 29, 2024Updated last year
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated 11 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16May 26, 2026Updated 2 months ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆141May 10, 2024Updated 2 years ago
- Latex Template for UCAS Homework☆25Feb 23, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆30May 30, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- ☆11Nov 22, 2025Updated 8 months ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- A co-simulation framework for chiplet-based systems executing DNN models.☆17Feb 16, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This is 8 channels BISS-C FPGA hardware board design☆30Nov 8, 2023Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Aug 2, 2019Updated 6 years ago
- Unofficial mirror of sourceware binutils-gdb repository. Updated daily.☆11Mar 21, 2023Updated 3 years ago
- Small CLI tool to download and install nerdfonts on Termux environment☆12Aug 13, 2024Updated last year
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 3 months ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago