Yikai-coder / HITSZ-DLA-2021
哈尔滨工业大学(深圳)2021年球季学期深度学习体系结构实验
☆13Updated 2 years ago
Alternatives and similar repositories for HITSZ-DLA-2021:
Users that are interested in HITSZ-DLA-2021 are comparing it to the libraries listed below
- 关于移植模型至gemmini的文档☆23Updated 2 years ago
- Vivado HLS study notes, courses, documents.☆12Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- ☆18Updated 2 years ago
- ☆34Updated last week
- ☆11Updated 11 months ago
- ☆17Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆11Updated 4 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- ☆19Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Vitis 部署加速器工作流介绍☆10Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆21Updated 2 years ago
- Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆10Updated 3 months ago
- ☆43Updated 5 years ago
- ☆39Updated 6 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- ☆26Updated this week
- ☆24Updated 7 months ago
- Chinese Guide for Alveo Getting Started☆10Updated 4 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆18Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆37Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆71Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆50Updated last month
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- ☆12Updated last year