Yikai-coder / HITSZ-DLA-2021

Related projects ⓘ

Alternatives and complementary repositories for HITSZ-DLA-2021

• sazczmh / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆36Updated 5 years ago
• Dazhuzhu-github / systolic-array
  verilog实现TPU中的脉动阵列计算卷积的module
  ☆68Updated 2 years ago
• sharc-lab / FPGA_ECE8893
  ☆30Updated 2 months ago
• Heresyrac / Gemmini_doc
  关于移植模型至gemmini的文档
  ☆14Updated 2 years ago
• CASR-HKU / MSD-FCCM23
  Open-source of MSD framework
  ☆14Updated last year
• yang-le / riscv_cpu
  a simple riscv cpu
  ☆21Updated last year
• SET-Scheduling-Project / GEMINI-HPCA2024
  Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
  ☆53Updated 2 months ago
• sazczmh / PYNQ_Workshop
  ☆39Updated 5 years ago
• gl9544 / vit_transformer_fpga
  ☆13Updated last year
• bol-edu / 2022-fall-ntu
  ☆25Updated last month
• rgb000000 / eyeriss-chisel3
  eyeriss-chisel3
  ☆38Updated 2 years ago
• actlab-genesys / GeneSys
  An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.
  ☆27Updated 7 months ago
• FedericoSerafini / HLS-CNN
  High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.
  ☆29Updated 3 months ago
• fffasttime / AnyPackingNet
  ☆24Updated 8 months ago
• BoooC / CNN-Accelerator-Based-on-Eyeriss-v2
  A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network
  ☆28Updated 2 months ago
• wangxy-2000 / pimsim-nn
  ☆45Updated 8 months ago
• gem5-X / TiC-SAT
  ☆10Updated 4 months ago
• hazooree / LeNet-CNN-Accelerator-Hardware-for-FPGA
  An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017
  ☆13Updated 5 years ago
• vickyiii / Quick-Start-Guide-for-HLS
  This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…
  ☆18Updated 2 years ago
• CASR-HKU / AGNA-FCCM2023
  ☆12Updated 11 months ago
• CASR-HKU / DPACS
  ☆17Updated last year
• cjg91 / trans-fat
  An FPGA Accelerator for Transformer Inference
  ☆73Updated 2 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆40Updated 7 years ago
• sunxt99 / PIMCOMP-NN
  ☆59Updated 2 months ago
• hyupupup / conv_systolic_array
  (Verilog) A simple convolution layer implementation with systolic array structure
  ☆12Updated 2 years ago
• pku-liang / Sanger
  A co-design architecture on sparse attention
  ☆44Updated 3 years ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆38Updated this week
• williamyang4978 / PipeCNN_Winograd
  An OpenCL-Based FPGA Accelerator for Compressed YOLOv2
  ☆36Updated 3 years ago
• adam-smnk / Open-CIM-Compiler
  ☆26Updated 3 years ago