Alternatives and similar repositories for zynq-VDMA-driver-StereoVisionApp

Users that are interested in zynq-VDMA-driver-StereoVisionApp are comparing it to the libraries listed below

• todotani / OV7670_ZYNQ

  View on GitHub
  OV7670 Camera Module Initialize with XILINX ZYNQ Driver
  ☆11Oct 22, 2016Updated 9 years ago
• xycfwrj / zynq_axi_ddr_barebone

  View on GitHub
  minimal code to access ps DDR from PL
  ☆22Oct 18, 2019Updated 6 years ago
• xupsh / Amp-zynq

  View on GitHub
  Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors
  ☆22Dec 17, 2015Updated 10 years ago
• Architech-Silica / Zynq-Configuration-Controller

  View on GitHub
  A configuration controller solution allowing a Zynq device to configure downstream FPGAs
  ☆14Oct 5, 2015Updated 10 years ago
• delhatch / Zynq_UDP

  View on GitHub
  Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.
  ☆29Mar 24, 2021Updated 4 years ago
• tchoyt / pynq_dev

  View on GitHub
  Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development
  ☆12Mar 16, 2018Updated 7 years ago
• sea212 / Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsoc

  View on GitHub
  This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…
  ☆12Oct 7, 2016Updated 9 years ago
• Digilent / petalinux-bsps

  View on GitHub
  PetaLinux BSPs for Digilent
  ☆16Aug 15, 2016Updated 9 years ago
• ctraabe / J1X0_IMU

  View on GitHub
  Sample code for setting and reading the MPU9250 IMU on the AUVIDEA J100 and J120 carrier board for the Jetson TX1
  ☆13Aug 8, 2016Updated 9 years ago
• ikwzm / xf86-video-armsoc-xilinx

  View on GitHub
  X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)
  ☆15Sep 29, 2022Updated 3 years ago
• AnttiLukats / HackaZynq

  View on GitHub
  Open Source ZYNQ Board
  ☆31Aug 19, 2015Updated 10 years ago
• snikrepmada / Zynq_Project

  View on GitHub
  Zynq project to interface OV2640 camera module
  ☆16Mar 11, 2016Updated 9 years ago
• warclab / dyract

  View on GitHub
  DyRACT Open Source Repository
  ☆16May 4, 2016Updated 9 years ago
• kmanev / ZynqUSp-AXI-Speedtest

  View on GitHub
  ☆17Nov 29, 2019Updated 6 years ago
• Xilinx / hdf-examples

  View on GitHub
  ☆17Sep 20, 2023Updated 2 years ago
• AEW2015 / PYNQ_PR_Overlay

  View on GitHub
  Adding PR to the PYNQ Overlay
  ☆19Apr 19, 2017Updated 8 years ago
• ikwzm / ZynqMP-FPGA-Ubuntu18.04-Ultra96

  View on GitHub
  Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2
  ☆19Apr 11, 2020Updated 5 years ago
• phdegen / object_detection_on_zynq_mpsoc

  View on GitHub
  ☆19Aug 25, 2017Updated 8 years ago
• isi-rcg / spicy

  View on GitHub
  Hot & Spicy tool suite
  ☆23Jan 4, 2022Updated 4 years ago
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS

  View on GitHub
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆54Aug 20, 2018Updated 7 years ago
• andrewandrepowell / zybo_petalinux

  View on GitHub
  Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.
  ☆23Aug 19, 2016Updated 9 years ago
• jiangjiali66 / zynq_examples

  View on GitHub
  ☆24Sep 23, 2015Updated 10 years ago
• fpgadeveloper / pynq-ncs-yolo

  View on GitHub
  YOLO object detector for Movidius Neural Compute Stick (NCS)
  ☆54Apr 25, 2018Updated 7 years ago
• CarlosGS / OpenReflow

  View on GitHub
  Simple reflow oven controller that is configurable from a phone
  ☆25Mar 12, 2022Updated 3 years ago
• Digilent / Zybo-Z7-20-pcam-5c

  View on GitHub
  ☆58Aug 2, 2022Updated 3 years ago
• SanjayRai / PCIE_AXI_BRIDGE

  View on GitHub
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆32Apr 25, 2016Updated 9 years ago
• andrewandrepowell / zybo_petalinux_video_hls

  View on GitHub
  Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.
  ☆26Aug 28, 2016Updated 9 years ago
• Architech-Silica / Zynq-Zedboard-Vivado-Workshop

  View on GitHub
  Zynq Workshop for Beginners
  ☆32May 21, 2015Updated 10 years ago
• tukl-msd / LSTM-PYNQ

  View on GitHub
  ☆28Feb 21, 2018Updated 7 years ago
• Digilent / Petalinux-Zybo

  View on GitHub
  ☆27Mar 29, 2018Updated 7 years ago
• HirokiNakahara / GUINNESS

  View on GitHub
  GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA
  ☆181Jul 20, 2019Updated 6 years ago
• hukenovs / tcl_for_fpga

  View on GitHub
  TCL scripts for FPGA (Xilinx)
  ☆35Jul 5, 2022Updated 3 years ago
• AnttiLukats / OZOM-Model-A

  View on GitHub
  Open Hardware Zynq System on Module
  ☆31Jul 25, 2015Updated 10 years ago
• eejlny / S2NN-HLS

  View on GitHub
  Spiking neural network for Zynq devices with Vivado HLS
  ☆38Feb 21, 2018Updated 7 years ago
• Digilent / ZYBO

  View on GitHub
  ☆65Jun 21, 2017Updated 8 years ago
• SodaqMoja / Sodaq_Universal_Tracker

  View on GitHub
  ☆10Sep 11, 2023Updated 2 years ago
• xinmeng / metahdl

  View on GitHub
  Language for simplifying parameterized RTL design
  ☆12Nov 6, 2024Updated last year
• xupgit / Zynq-Design-using-Vivado

  View on GitHub
  This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.
  ☆87Jun 29, 2023Updated 2 years ago
• FouriersCat / rex1168.github.io

  View on GitHub
  ☆13Apr 12, 2023Updated 2 years ago