Marco-Winzker / NN_Pattern_FPGALinks
Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA implementation with VHDL.
☆24Updated last year
Alternatives and similar repositories for NN_Pattern_FPGA
Users that are interested in NN_Pattern_FPGA are comparing it to the libraries listed below
Sorting:
- Kria Vitis platforms and overlays☆112Updated 8 months ago
- PYNQ support and examples for Kria SOMs☆123Updated last year
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- PYNQ Composabe Overlays☆74Updated last year
- FPGA Design of a Neural Network for Color Detection☆83Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- ☆52Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆64Updated 6 years ago
- Vitis Model Composer Examples and Tutorials☆116Updated last week
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆45Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆23Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆63Updated 6 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆34Updated 5 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆72Updated 4 years ago
- ☆30Updated 7 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆29Updated 2 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆170Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 5 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆101Updated 7 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- ☆47Updated last year
- Simple RiscV core for academic purpose.☆23Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Updated 2 years ago
- ☆58Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago