⚙️ 基于 Zynq-7 全可编程 SoC 的设计
☆41Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for ZYNQ
Users that are interested in ZYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Eurobot 2019 robot's firmware☆11Jul 23, 2019Updated 6 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆54Mar 27, 2020Updated 6 years ago
- The code for paper -- 'PCF-Grasp: Converting Point Completion to Geometry Feature to Enhance 6-DoF Grasp'☆19Dec 15, 2025Updated 4 months ago
- Firmware and Kicad project for my USB to UART/I2C/SPI converter☆20Mar 12, 2025Updated last year
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆91Mar 15, 2019Updated 7 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 基于verilog实现了ISP图像处理IP☆328Nov 28, 2022Updated 3 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 5 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆123Sep 19, 2024Updated last year
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 5 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- My undergraduate final project - Modeling and control of a distillation column using neural networks and reinforcement learning.☆12Apr 28, 2020Updated 6 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.☆17Mar 10, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- ☆10Oct 20, 2021Updated 4 years ago
- eSnyne FPGA is a Powerful Developpement Board from used Antminer S9 Control Board☆22Oct 12, 2023Updated 2 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 7 years ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆19Apr 18, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Course project: optimal control of a 2 dof manipulator exploiting the DDP algorithm☆13Mar 4, 2022Updated 4 years ago
- Rebuild of Baikal`s SG Miner for Giant X10 / N / B☆22Dec 30, 2018Updated 7 years ago
- 对16QAM信号进行解调，同步头的提取，解调出同相和正交信号，将滤波后的I路和Q路信号叠加，画出星座图，再对星座图的偏移进行纠正☆11Mar 22, 2021Updated 5 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- ADP☆12Apr 12, 2017Updated 9 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- this repository is a control system implemntion in Matlab which is proposed by BYUNG MO KIM et al.☆10Jul 28, 2022Updated 3 years ago