⚙️ 基于 Zynq-7 全可编程 SoC 的设计
☆38Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for ZYNQ
Users that are interested in ZYNQ are comparing it to the libraries listed below
Sorting:
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Eurobot 2019 robot's firmware☆11Jul 23, 2019Updated 6 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆118Sep 19, 2024Updated last year
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆53Mar 27, 2020Updated 5 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 3 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆22Dec 5, 2025Updated 2 months ago
- Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.☆17Mar 10, 2021Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- ☆14Dec 9, 2022Updated 3 years ago
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 3 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- [Qt控件] 支持不规则宽高的瀑布流控件，带有调整动画与平滑滚动☆17Jun 2, 2021Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- 基于verilog 实现了ISP图像处理IP☆316Nov 28, 2022Updated 3 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- Ham radio contest logging program☆24Feb 4, 2026Updated last month
- spi memory controller☆23Jan 5, 2017Updated 9 years ago
- QtWidgets custom components. QtWidgets 自定义组件☆22Sep 11, 2023Updated 2 years ago
- FPGA纯逻辑实现modbus通信☆22Sep 5, 2022Updated 3 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- ☆11Dec 19, 2021Updated 4 years ago
- http://www.sfu.ca/~anysam/ensc427project.html☆22Apr 12, 2020Updated 5 years ago
- Hardware implementation of control algorithm for three phase voltage inverters. Implemented using Verilog and MATLAB. Tested with an impl…☆23Dec 20, 2019Updated 6 years ago
- Simulink Embedded Coder target for Linux☆29Apr 26, 2022Updated 3 years ago
- This is an implementation of an API to interface ns-3 network simulator to NI software defined radios for 802.11 and LTE.☆25Oct 5, 2020Updated 5 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Dec 21, 2018Updated 7 years ago
- [Qt控件] 简约到只有几条线的动画切换显示效果的按钮控件☆24Apr 24, 2022Updated 3 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆29Dec 17, 2020Updated 5 years ago
- 用fpga实现直流电机或永磁同步伺服电机的电流环控制☆26Mar 12, 2020Updated 5 years ago