⚙️ 基于 Zynq-7 全可编程 SoC 的设计
☆40Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for ZYNQ
Users that are interested in ZYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- GUI Wrapper for Keir Fraser's Greaseweazle☆13Jan 15, 2021Updated 5 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆55Mar 27, 2020Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆88May 30, 2021Updated 4 years ago
- The code for paper -- 'PCF-Grasp: Converting Point Completion to Geometry Feature to Enhance 6-DoF Grasp'☆19Dec 15, 2025Updated 5 months ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆122Sep 19, 2024Updated last year
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 5 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.☆17Mar 10, 2021Updated 5 years ago
- A loader to bypass firmware flashing authentication on cloned Amanero Combo384 USB card☆17Mar 16, 2026Updated 2 months ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- ☆10Oct 20, 2021Updated 4 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 7 years ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆19Apr 18, 2022Updated 4 years ago
- ADP☆13Apr 12, 2017Updated 9 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Media Process Platform (MPP) module☆21Apr 3, 2026Updated last month
- ☆14Mar 13, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆57Apr 27, 2017Updated 9 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- Ham radio contest logging program☆24Feb 4, 2026Updated 3 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 3 months ago
- C#多线程实战☆10Aug 4, 2018Updated 7 years ago
- Video and Image Processing☆40May 17, 2021Updated 5 years ago