⚙️ 基于 Zynq-7 全可编程 SoC 的设计
☆40Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for ZYNQ
Users that are interested in ZYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- ☆14Dec 9, 2022Updated 3 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Eurobot 2019 robot's firmware☆11Jul 23, 2019Updated 7 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 5 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆56Mar 27, 2020Updated 6 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- It's a simple demo project for complex-vector current regulator for PMSM, and implements in the platform of TI's TMS320F28379D.☆23Jun 6, 2021Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆92Mar 15, 2019Updated 7 years ago
- 基于verilog实现了ISP图像处理IP☆337Nov 28, 2022Updated 3 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆123Sep 19, 2024Updated last year
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- My undergraduate final project - Modeling and control of a distillation column using neural networks and reinforcement learning.☆12Apr 28, 2020Updated 6 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 5 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 5 years ago
- Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.☆18Mar 10, 2021Updated 5 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆10Oct 20, 2021Updated 4 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- eSnyne FPGA is a Powerful Developpement Board from used Antminer S9 Control Board☆23Oct 12, 2023Updated 2 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Course project: optimal control of a 2 dof manipulator exploiting the DDP algorithm☆13Mar 4, 2022Updated 4 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 6 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆19Apr 18, 2022Updated 4 years ago
- ADP☆13Apr 12, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- this repository is a control system implemntion in Matlab which is proposed by BYUNG MO KIM et al.☆10Jul 28, 2022Updated 3 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆14Mar 30, 2026Updated 3 months ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆58Apr 27, 2017Updated 9 years ago
- Ham radio contest logging program☆24Jun 5, 2026Updated last month
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago