⚙️ 基于 Zynq-7 全可编程 SoC 的设计
☆40Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for ZYNQ
Users that are interested in ZYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- ☆14Dec 9, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆57Mar 27, 2020Updated 6 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- It's a simple demo project for complex-vector current regulator for PMSM, and implements in the platform of TI's TMS320F28379D.☆23Jun 6, 2021Updated 5 years ago
- 基于verilog实现了ISP图像处理IP☆339Nov 28, 2022Updated 3 years ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆123Sep 19, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- My undergraduate final project - Modeling and control of a distillation column using neural networks and reinforcement learning.☆12Apr 28, 2020Updated 6 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 5 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 5 years ago
- Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.☆19Mar 10, 2021Updated 5 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- ☆10Oct 20, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- 这里汇总了我在学习道路上的文档、代码、文件或推文。This is a collection of documents, code, files, or articles written by me.☆14Apr 26, 2026Updated 3 months ago
- Course project: optimal control of a 2 dof manipulator exploiting the DDP algorithm☆13Mar 4, 2022Updated 4 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 6 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆19Apr 18, 2022Updated 4 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆14Mar 30, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 8 months ago
- Video and Image Processing☆40May 17, 2021Updated 5 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 11 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 7 years ago