Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.
☆55Apr 25, 2017Updated 9 years ago
Alternatives and similar repositories for CNN-Acceleration
Users that are interested in CNN-Acceleration are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenCL implementation of a NN and CNN☆22Jun 27, 2018Updated 8 years ago
- OpenCL Programming Examples☆22Jul 21, 2018Updated 7 years ago
- I'm going to use the Winograd’s minimal filtering algorithms to introduce a new class of fast algorithms for convolutional neural networks…☆12Mar 22, 2018Updated 8 years ago
- A machine learning library capable of training various deep neural networks (RNNs, LSTMs, DBNs, ect...) on a GPU. It makes use of auto-di…☆10Aug 28, 2018Updated 7 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,385Feb 14, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆81Oct 3, 2023Updated 2 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Jul 24, 2017Updated 8 years ago
- An extremely light weight tiny-YOLO inference engine targeted towards OpenCL hardware.☆16Oct 15, 2017Updated 8 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆188Jun 20, 2024Updated 2 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆37Aug 28, 2025Updated 10 months ago
- Platform + GUI for hyperparameter optimization of recurrent neural networks (MATLAB).☆10Dec 29, 2021Updated 4 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆29Jul 12, 2024Updated last year
- DMA controller for CNN accelerator☆14May 22, 2017Updated 9 years ago
- CUDA and OpenCL SVM training benchmark☆16Jul 20, 2017Updated 8 years ago
- OpenCL Demos for Xilinx FPGAs☆31Dec 7, 2015Updated 10 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Docker&vLLM官方镜像部署DeepSeek模型，在生产环境中提供类OpenAI接口服务。☆14Jul 17, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Codebase for the paper "A Gradient Flow Framework for Analyzing Network Pruning"☆20Jan 31, 2021Updated 5 years ago
- first-order deep learning accelerator model☆22Nov 27, 2017Updated 8 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)☆17Nov 10, 2024Updated last year
- nVidia's CUDA accelerated Spin Transformations of Discrete Surfaces, based on the original code and paper by Keenan Crane, Ulrich Pinkall…☆17Mar 14, 2018Updated 8 years ago
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- ☆14Apr 8, 2025Updated last year
- Record GPU memory accesses of a CUDA program and visualize the access pattern in a browser☆13Nov 17, 2020Updated 5 years ago
- 📓 A LaTeX template for writing thesis report for RUET☆12Jan 7, 2016Updated 10 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Matlab mex wrappers to cuSPARSE (NVIDIA)☆11Dec 10, 2025Updated 6 months ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 7 years ago
- ☆84Jul 16, 2020Updated 5 years ago
- math learning notes in orgmode☆13Aug 5, 2016Updated 9 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- Empirical Mode Decomposition for images, 2D matrices or other bidimensional data☆12Apr 5, 2018Updated 8 years ago