lawrie / up5k-demos
ice40 UltraPlus demos
☆15Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for up5k-demos
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 3 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- Simplified environment for litex☆13Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated 11 months ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆26Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- Repository for the rp2040_pmod board from controlpaths devices.☆18Updated 10 months ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆25Updated 3 years ago
- Misc iCE40 specific cores☆14Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- ice40 UltraPlus demos☆23Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆24Updated last year
- Wishbone bridge over SPI☆11Updated 5 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- A SoC for DOOM☆16Updated 3 years ago