ice40 UltraPlus demos
☆16Oct 4, 2019Updated 7 years ago
Alternatives and similar repositories for up5k-demos
Users that are interested in up5k-demos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- SNES for MiSTer☆17Sep 5, 2025Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Rust runtime crate for Fomu☆11Aug 4, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Collection of various ulx3s examples☆13Oct 5, 2020Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆22Nov 29, 2025Updated 11 months ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- Compact FPGA game console☆169Nov 14, 2023Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆68Updated this week
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 5 months ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- uIP 0.9 PicoSoC/PicoRV32 port☆11Apr 7, 2018Updated 8 years ago
- FPGA Odysseus with ULX3S☆73Nov 1, 2023Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- ☆11Aug 29, 2026Updated 2 months ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated last year
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jun 4, 2021Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆42Jan 11, 2026Updated 9 months ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- ULX3S Quick Start☆24Oct 8, 2020Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- VHDL library 4 FPGAs☆184Updated this week
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 5 months ago