lawrie / up5k-demosLinks
ice40 UltraPlus demos
☆16Updated 6 years ago
Alternatives and similar repositories for up5k-demos
Users that are interested in up5k-demos are comparing it to the libraries listed below
Sorting:
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆32Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆19Updated last week
- Retro computing on the Ulx3s ECP5 FPGA board☆25Updated 3 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- DVI video out example for prjtrellis☆17Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Updated 5 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Programmable multichannel ADPCM decoder for FPGA☆25Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated 2 years ago
- ice40 UltraPlus demos☆23Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Flashing Pano Logic thin clients without a programmer☆42Updated 3 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 2 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆14Updated 6 years ago
- ☆27Updated 6 years ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆15Updated 4 years ago
- nMigen examples for the ULX3S board☆16Updated 5 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- ☆16Updated 10 months ago