lawrie / up5k-demosLinks
ice40 UltraPlus demos
☆16Updated 5 years ago
Alternatives and similar repositories for up5k-demos
Users that are interested in up5k-demos are comparing it to the libraries listed below
Sorting:
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆17Updated 5 months ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 5 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- mystorm sram test☆27Updated 7 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago