whitequark / icefloorplanLinks
iCE40 floorplan viewer
☆24Updated 7 years ago
Alternatives and similar repositories for icefloorplan
Users that are interested in icefloorplan are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆31Updated 5 years ago
- 妖刀夢渡☆60Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆100Updated 2 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- ☆20Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 2 weeks ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 7 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- ☆44Updated 6 months ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago