whitequark / icefloorplan
iCE40 floorplan viewer
☆24Updated 6 years ago
Alternatives and similar repositories for icefloorplan:
Users that are interested in icefloorplan are comparing it to the libraries listed below
- Simplified environment for litex☆14Updated 4 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- SD device emulator from ProjectVault☆15Updated 5 years ago
- 妖刀夢渡☆59Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 6 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 3 months ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Yosys Plugins☆21Updated 5 years ago
- ☆12Updated 3 years ago
- ☆20Updated 2 years ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 9 months ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 7 years ago
- ☆10Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago