whitequark / icefloorplanLinks
iCE40 floorplan viewer
☆24Updated 7 years ago
Alternatives and similar repositories for icefloorplan
Users that are interested in icefloorplan are comparing it to the libraries listed below
Sorting:
- 妖刀夢渡☆63Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- AXI support for Migen/MiSoC☆28Updated 5 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 10 months ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- SD device emulator from ProjectVault☆17Updated 6 years ago
- ☆20Updated 3 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 6 months ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago