whitequark / icefloorplanLinks
iCE40 floorplan viewer
☆24Updated 7 years ago
Alternatives and similar repositories for icefloorplan
Users that are interested in icefloorplan are comparing it to the libraries listed below
Sorting:
- USB 1.1 Device IP Core☆21Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Cross compile FPGA tools☆21Updated 4 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 weeks ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Yosys Plugins☆21Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Simplified environment for litex☆14Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- 妖刀 夢渡☆59Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- ☆25Updated 6 years ago
- SD device emulator from ProjectVault☆17Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- Small footprint and configurable HyperBus core☆12Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago