whitequark / icefloorplanLinks
iCE40 floorplan viewer
☆24Updated 7 years ago
Alternatives and similar repositories for icefloorplan
Users that are interested in icefloorplan are comparing it to the libraries listed below
Sorting:
- 妖刀夢渡☆63Updated 6 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- My pergola FPGA projects☆30Updated 4 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- PicoRV☆43Updated 5 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Change part number or package in a Xilinx 7-series FPGA bitstream☆40Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- ☆20Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Simplified environment for litex☆14Updated 5 years ago
- AXI support for Migen/MiSoC☆28Updated 4 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- I want to learn [n]Migen.☆42Updated 5 years ago
- ☆22Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago