Dual MikroBUS board for Upduino 2 FPGA
☆18May 24, 2018Updated 7 years ago
Alternatives and similar repositories for mikrobus-upduino
Users that are interested in mikrobus-upduino are comparing it to the libraries listed below
Sorting:
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Oct 10, 2018Updated 7 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- low cost software radio platform☆22Aug 28, 2022Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- EasyNIC: an easy-to-use host interface for network cards☆43May 30, 2018Updated 7 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Jun 30, 2021Updated 4 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Icestudio Pixel Stream collection☆58Jun 1, 2018Updated 7 years ago
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- Verilog code for a simple synth module; developed on TinyFPGA BX☆103Nov 13, 2019Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- multi protocol interface tool☆23Aug 29, 2017Updated 8 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 10 years ago
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- SD device emulator from ProjectVault☆19Sep 24, 2019Updated 6 years ago