cr1901 / spi_tbLinks
CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
☆21Updated 5 years ago
Alternatives and similar repositories for spi_tb
Users that are interested in spi_tb are comparing it to the libraries listed below
Sorting:
- Industry standard I/O for Amaranth HDL☆28Updated 8 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- 妖刀夢渡☆59Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last week
- Project Trellis database☆13Updated last year
- My pergola FPGA projects