CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
☆21May 20, 2020Updated 6 years ago
Alternatives and similar repositories for spi_tb
Users that are interested in spi_tb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆21Jan 27, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- USB host and device drivers for the 65x02☆25May 2, 2026Updated 4 months ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Source for my lab notebook☆12Sep 22, 2025Updated 11 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆11Dec 14, 2017Updated 8 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- 你的YT不需要其他插件，唯獨 Ceylantify-YouTube 你必須擁有。 Your YouTube Doesn't Need Plugins, But Ceylantify-YouTube is a must-have.☆17Updated this week
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- Finite Element tools in Julia: Meshing of medical images☆10Apr 18, 2025Updated last year
- tools for reverse engineering Elgato Camlink devices☆54Apr 6, 2020Updated 6 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆38Jul 10, 2019Updated 7 years ago
- MachO editor / disassembler. No internet, no os requirements, just need a browser ;)☆12May 13, 2019Updated 7 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open Source driver for the IntelliKeys AT Keyboard☆13Oct 29, 2019Updated 6 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- This tool allows to dump Lib-PSP iplloader's loader segment (or full binary on 0.4 and 0.6) using kbooti/bootdispi files as input☆12Jan 12, 2024Updated 2 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 8 months ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago