cr1901 / spi_tb
CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
☆21Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for spi_tb
- 妖刀夢渡☆56Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- Industry standard I/O for Amaranth HDL☆26Updated 3 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- iCE40 floorplan viewer☆24Updated 6 years ago
- Board and connector definition files for nMigen☆29Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 6 months ago
- ☆63Updated last year
- Yet Another Debug Transport☆20Updated 2 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆20Updated 6 years ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- PicoRV☆43Updated 4 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆36Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Board definitions for Amaranth HDL☆107Updated 3 weeks ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Yosys Plugins☆20Updated 5 years ago
- Project Trellis database☆12Updated last year
- Cross compile FPGA tools☆22Updated 3 years ago
- ☆22Updated 2 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- I want to learn [n]Migen.☆39Updated 4 years ago
- Graded exercises for nMigen (WIP)☆55Updated 3 years ago
- ☆25Updated 6 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆82Updated this week