cr1901 / spi_tbView external linksLinks
CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
☆21May 20, 2020Updated 5 years ago
Alternatives and similar repositories for spi_tb
Users that are interested in spi_tb are comparing it to the libraries listed below
Sorting:
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- A bit-serial CPU☆19Sep 29, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆11Dec 14, 2017Updated 8 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 15 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆22Jan 27, 2023Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- SD device emulator from ProjectVault☆18Sep 24, 2019Updated 6 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆17Apr 6, 2022Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 6 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆23Sep 26, 2019Updated 6 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago