cr1901 / spi_tbLinks
CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
☆21Updated 5 years ago
Alternatives and similar repositories for spi_tb
Users that are interested in spi_tb are comparing it to the libraries listed below
Sorting:
- iCE40 floorplan viewer☆24Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- 妖刀夢渡☆59Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- Industry standard I/O for nMigen☆12Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Yosys Plugins☆21Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- SD device emulator from ProjectVault☆17Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- ☆25Updated 6 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Small footprint and configurable HyperBus core☆12Updated 3 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- ☆68Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- PicoRV☆44Updated 5 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- ☆61Updated last year
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago