cr1901 / spi_tb
CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
☆21Updated 4 years ago
Alternatives and similar repositories for spi_tb:
Users that are interested in spi_tb are comparing it to the libraries listed below
- 妖刀夢渡☆59Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Industry standard I/O for Amaranth HDL☆27Updated 3 months ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- ☆58Updated last year
- iCE40 floorplan viewer☆24Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 8 months ago
- Project Trellis database☆13Updated last year
- Experiments with Yosys cxxrtl backend☆47Updated this week
- Yosys Plugins☆21Updated 5 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆36Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last year
- PicoRV☆44Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- I want to learn [n]Migen.☆40Updated 4 years ago
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆25Updated 6 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- Board definitions for Amaranth HDL☆108Updated 3 weeks ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆93Updated last year
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆27Updated 4 months ago
- ☆22Updated 2 years ago
- OpenFPGA☆33Updated 6 years ago