Finding the bacteria in rotting FPGA designs.
☆14Dec 28, 2020Updated 5 years ago
Alternatives and similar repositories for microscope
Users that are interested in microscope are comparing it to the libraries listed below
Sorting:
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- TMDS encoding tools☆17Jan 11, 2018Updated 8 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- ☆21Dec 11, 2025Updated 3 months ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆28Mar 6, 2026Updated 2 weeks ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- 360nosc0pe Yocto build environment☆12Aug 27, 2018Updated 7 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- converts catgirls to gds files☆15May 24, 2021Updated 4 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- ☆44Mar 12, 2025Updated last year
- ☆30Dec 22, 2020Updated 5 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Mar 13, 2026Updated last week
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 11 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 6 months ago
- Toolchain for FPGA-based smart camera by Dream Team IP☆16Oct 8, 2018Updated 7 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago