NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between switchboxes
☆19Dec 4, 2020Updated 5 years ago
Alternatives and similar repositories for NetCracker
Users that are interested in NetCracker are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆26Nov 5, 2021Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆45Oct 21, 2019Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆44Dec 14, 2019Updated 6 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- ☆47Sep 13, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Bitstream relocation and manipulation tool.☆54Feb 20, 2026Updated 5 months ago
- datasheet generator☆31Jul 18, 2025Updated last year
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Implementation of Eulerian-on-Lagrangian Cloth Simulation on Siggraph 2018☆13Jul 23, 2019Updated 6 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆53Apr 8, 2023Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated last year
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- C Socket Programming for Linux with a Server and Client Example Code☆10Jan 5, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- ☆87Mar 5, 2024Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆15Jun 19, 2023Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- ☆15Sep 19, 2016Updated 9 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Generate bitstream from FPGA assembly.☆28Feb 23, 2026Updated 4 months ago
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 10 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago