NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between switchboxes
☆17Dec 4, 2020Updated 5 years ago
Alternatives and similar repositories for NetCracker
Users that are interested in NetCracker are comparing it to the libraries listed below
Sorting:
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆42Dec 14, 2019Updated 6 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- ☆46Sep 13, 2024Updated last year
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated last month
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- Implementation of Eulerian-on-Lagrangian Cloth Simulation on Siggraph 2018☆13Jul 23, 2019Updated 6 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆49Apr 8, 2023Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- C Socket Programming for Linux with a Server and Client Example Code☆10Jan 5, 2022Updated 4 years ago
- FPGA Assembly (FASM) Parser and Generator☆101Jul 25, 2022Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12May 14, 2019Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- ☆13Sep 19, 2016Updated 9 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- ☆21May 8, 2025Updated 10 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆223Updated this week
- A demontration of disassemblers generated by sleigh2rust☆13Nov 25, 2024Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Example scripts that use the Moku API, Moku Cloud Compile, and Moku Neural Network☆19Updated this week
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- RadiaSoft utilities for modeling linear accelerators, including the Hellweg code☆10Nov 29, 2025Updated 3 months ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 2 years ago
- RISC-V 32i Pipeline CPU and Assembler☆18May 6, 2022Updated 3 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆15Jun 19, 2023Updated 2 years ago