adbrant / zuma-fpgaLinks
Fine Grain FPGA Overlay Architecture and Tools
☆25Updated 3 years ago
Alternatives and similar repositories for zuma-fpga
Users that are interested in zuma-fpga are comparing it to the libraries listed below
Sorting:
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆60Updated last year
- Tools for working with circuits as graphs in python☆121Updated last year
- ☆31Updated last year
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆37Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆40Updated 2 weeks ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆43Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆85Updated last month
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆60Updated last month
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 6 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆95Updated 4 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆55Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- ☆26Updated last year
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- Running Python code in SystemVerilog☆70Updated last month
- BAG framework☆41Updated 11 months ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- SystemVerilog FSM generator☆32Updated last year