Riscy Processors - Open-Sourced RISC-V Processors
☆74Apr 4, 2019Updated 7 years ago
Alternatives and similar repositories for riscy
Users that are interested in riscy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 10 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- SoftCPU/SoC engine-V☆56Apr 28, 2026Updated 3 months ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- A formal semantics of the RISC-V ISA in Haskell☆176Aug 13, 2023Updated 3 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 2 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Dec 15, 2023Updated 2 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Python wrapper for verilator model☆94Feb 10, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- An open-source microcontroller system based on RISC-V☆1,057Feb 6, 2024Updated 2 years ago
- A core language for rule-based hardware design 🦑☆182Dec 10, 2025Updated 8 months ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- ☆18Nov 4, 2024Updated last year
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Bluespec BSV HLHDL tutorial☆116Mar 29, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A time-predictable processor for mixed-criticality systems☆63Nov 7, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated 3 weeks ago
- Main page☆132Jul 13, 2026Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated 3 months ago
- A 32-bit RISC-V processor for mriscv project☆63Jul 17, 2017Updated 9 years ago
- ☆65Dec 16, 2018Updated 7 years ago