Riscy Processors - Open-Sourced RISC-V Processors
☆73Apr 4, 2019Updated 7 years ago
Alternatives and similar repositories for riscy
Users that are interested in riscy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆171Jul 3, 2020Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- SoftCPU/SoC engine-V☆56Mar 19, 2025Updated last year
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- A formal semantics of the RISC-V ISA in Haskell☆174Aug 13, 2023Updated 2 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- Connectal is a framework for software-driven hardware development.☆178Oct 16, 2023Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 5 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Python wrapper for verilator model☆93Feb 10, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 5 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆1,023Feb 6, 2024Updated 2 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- ☆18Nov 4, 2024Updated last year
- ☆19Dec 15, 2023Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Bluespec BSV HLHDL tutorial☆113Mar 29, 2016Updated 10 years ago
- A time-predictable processor for mixed-criticality systems☆60Nov 7, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Apr 4, 2026Updated last week
- Main page☆130Feb 12, 2020Updated 6 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- A 32-bit RISC-V processor for mriscv project☆60Jul 17, 2017Updated 8 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Feb 26, 2026Updated last month
- Bluespec Compiler (BSC)☆1,096Updated this week
- ☆64Dec 16, 2018Updated 7 years ago