Riscy Processors - Open-Sourced RISC-V Processors
☆74Apr 4, 2019Updated 7 years ago
Alternatives and similar repositories for riscy
Users that are interested in riscy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆173Jul 3, 2020Updated 6 years ago
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆35Dec 24, 2015Updated 10 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆225Jan 23, 2020Updated 6 years ago
- ☆19Aug 27, 2022Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- A formal semantics of the RISC-V ISA in Haskell☆180Aug 13, 2023Updated 3 years ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 9 years ago
- Python wrapper for verilator model☆96Feb 10, 2024Updated 2 years ago
- Connectal is a framework for software-driven hardware development.☆181Oct 16, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,319Updated this week
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- Open Analog Design Environment☆27May 19, 2023Updated 3 years ago
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SoftCPU/SoC engine-V☆56Apr 28, 2026Updated 6 months ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated 2 weeks ago
- ☆14Sep 20, 2017Updated 9 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆1,074Feb 6, 2024Updated 2 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Bluespec BSV HLHDL tutorial☆117Mar 29, 2016Updated 10 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A time-predictable processor for mixed-criticality systems☆64Nov 7, 2024Updated last year
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆94Jul 29, 2019Updated 7 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 8 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago