csail-csg / riscyLinks
Riscy Processors - Open-Sourced RISC-V Processors
☆73Updated 6 years ago
Alternatives and similar repositories for riscy
Users that are interested in riscy are comparing it to the libraries listed below
Sorting:
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆77Updated 9 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆107Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- Chisel components for FPGA projects☆126Updated last year
- Main page☆126Updated 5 years ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- OmniXtend cache coherence protocol☆82Updated last month
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆88Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago