rdolbeau / VexRiscvBPluginGeneratorLinks
☆18Updated 3 years ago
Alternatives and similar repositories for VexRiscvBPluginGenerator
Users that are interested in VexRiscvBPluginGenerator are comparing it to the libraries listed below
Sorting:
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
 - SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
 - Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
 - A simple AXI4 DMA unit written in SpinalHDL.☆17Updated 5 years ago
 - YosysHQ SVA AXI Properties☆43Updated 2 years ago
 - RISC-V processor☆32Updated 3 years ago
 - A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
 - A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
 - An implementation of RISC-V☆43Updated last month
 - Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
 - The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
 - ☆42Updated 3 years ago
 - RISC-V Nox core☆68Updated 3 months ago
 - For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
 - Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
 - The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
 - The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
 - ☆38Updated 3 years ago
 - RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
 - DUTH RISC-V Superscalar Microprocessor☆31Updated last year
 - FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
 - SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
 - Advanced Debug Interface☆14Updated 9 months ago
 - Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆18Updated 5 months ago
 - Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
 - ☆10Updated 3 years ago
 - RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
 - RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
 - Re-coded Xilinx primitives for Verilator use☆50Updated 4 months ago
 - JTAG DPI module for SystemVerilog RTL simulations☆31Updated 10 years ago