rdolbeau / VexRiscvBPluginGeneratorLinks
☆17Updated 3 years ago
Alternatives and similar repositories for VexRiscvBPluginGenerator
Users that are interested in VexRiscvBPluginGenerator are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 10 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- RISC-V processor☆32Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆38Updated 3 years ago
- RISC-V Nox core☆68Updated 2 months ago
- An implementation of RISC-V☆43Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 2 weeks ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ☆10Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆124Updated 4 months ago
- A simple AXI4 DMA unit written in SpinalHDL.☆17Updated 5 years ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 3 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Platform Level Interrupt Controller☆42Updated last year
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆18Updated 4 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago