Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
☆35Jul 10, 2016Updated 10 years ago
Alternatives and similar repositories for RISCV_Piccolo_v1
Users that are interested in RISCV_Piccolo_v1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆43May 3, 2026Updated 3 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Formal specification of RISC-V Instruction Set☆102Jun 29, 2020Updated 6 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated last year
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆30Sep 30, 2025Updated 10 months ago
- ☆65Dec 16, 2018Updated 7 years ago
- An experimental CPU design☆15Feb 9, 2020Updated 6 years ago
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 13 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Apr 10, 2026Updated 4 months ago
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆425Jul 10, 2026Updated last month
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- general-cores☆21Jul 16, 2025Updated last year
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆381Jul 12, 2017Updated 9 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- ☆21Aug 1, 2015Updated 11 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆45Feb 15, 2019Updated 7 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 8 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated last month
- PIC32 Linux BSP kernel repository☆15Dec 11, 2015Updated 10 years ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago