rsnikhil / RISCV_Piccolo_v1Links
Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
☆34Updated 9 years ago
Alternatives and similar repositories for RISCV_Piccolo_v1
Users that are interested in RISCV_Piccolo_v1 are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- ☆63Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆64Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A RISC-V processor☆15Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆181Updated 6 months ago
- Core description files for FuseSoC☆124Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- FuseSoC standard core library☆144Updated last month
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆121Updated last month