rsnikhil / RISCV_Piccolo_v1Links
Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
☆34Updated 9 years ago
Alternatives and similar repositories for RISCV_Piccolo_v1
Users that are interested in RISCV_Piccolo_v1 are comparing it to the libraries listed below
Sorting:
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆66Updated 7 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- Xilinx Unisim Library in Verilog☆87Updated 5 years ago
- An implementation of RISC-V☆44Updated 2 months ago
- ☆63Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- Mutation Cover with Yosys (MCY)☆88Updated 3 weeks ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 6 years ago
- CMod-S6 SoC☆43Updated 7 years ago
- A RISC-V processor☆15Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 10 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago