rsnikhil / RISCV_Piccolo_v1View external linksLinks
Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
☆34Jul 10, 2016Updated 9 years ago
Alternatives and similar repositories for RISCV_Piccolo_v1
Users that are interested in RISCV_Piccolo_v1 are comparing it to the libraries listed below
Sorting:
- Formal specification of RISC-V Instruction Set☆101Jun 29, 2020Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- ☆41Apr 4, 2021Updated 4 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Sep 30, 2025Updated 4 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Updated this week
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 12 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 4 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆43Feb 15, 2019Updated 7 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- ☆21Aug 1, 2015Updated 10 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- ☆48Oct 26, 2015Updated 10 years ago
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 7 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆160Feb 28, 2018Updated 7 years ago
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Oct 30, 2022Updated 3 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆61Jul 29, 2015Updated 10 years ago
- A template for building new projects/platforms using the BOOM core.☆25Jan 14, 2019Updated 7 years ago