rsnikhil / RISCV_Piccolo_v1Links
Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
☆34Updated 9 years ago
Alternatives and similar repositories for RISCV_Piccolo_v1
Users that are interested in RISCV_Piccolo_v1 are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆98Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- ☆63Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- A RISC-V processor☆15Updated 6 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- OpenFPGA☆33Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- An implementation of RISC-V☆42Updated 3 weeks ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- ☆33Updated 5 years ago