rsnikhil / RISCV_Piccolo_v1Links
Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
☆34Updated 9 years ago
Alternatives and similar repositories for RISCV_Piccolo_v1
Users that are interested in RISCV_Piccolo_v1 are comparing it to the libraries listed below
Sorting:
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Yet Another RISC-V Implementation☆97Updated last year
- ☆64Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- RISC-V processor☆32Updated 3 years ago
- A RISC-V processor☆15Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- An implementation of RISC-V☆43Updated last week
- Demo SoC for SiliconCompiler.☆61Updated last week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- OpenFPGA☆34Updated 7 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago