Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.
☆31Oct 18, 2018Updated 7 years ago
Alternatives and similar repositories for covered
Users that are interested in covered are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆21Feb 16, 2013Updated 13 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆16Jun 24, 2019Updated 7 years ago
- ☆42Feb 28, 2022Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆13Jul 23, 2017Updated 9 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated 2 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆15Dec 15, 2023Updated 2 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Dec 22, 2025Updated 8 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Python curses-based tool for configuring STM32 pins.☆15Apr 1, 2022Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 12 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 5 years ago
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- Software implementation of DVB-T2☆17Oct 31, 2018Updated 7 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- implement simple OFDM system using C☆14Nov 11, 2015Updated 10 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- a Python framework for managing embedded HW/SW projects☆22Aug 19, 2026Updated last week
- ☆65Dec 16, 2018Updated 7 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago