Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.
☆31Oct 18, 2018Updated 7 years ago
Alternatives and similar repositories for covered
Users that are interested in covered are comparing it to the libraries listed below
Sorting:
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- Universal Disassembler program for 8-bit microprocessors☆28Dec 4, 2025Updated 3 months ago
- ☆41Feb 28, 2022Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆12Jul 23, 2017Updated 8 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- Python curses-based tool for configuring STM32 pins.☆15Apr 1, 2022Updated 3 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- 6502 microprocessor emulator; library and command line utility☆19Mar 18, 2023Updated 3 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Software implementation of DVB-T2☆17Oct 31, 2018Updated 7 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- a Python framework for managing embedded HW/SW projects☆21Feb 26, 2026Updated 3 weeks ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- ☆64Dec 16, 2018Updated 7 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- 6502 CPU in 4 small CPLDs☆25May 3, 2022Updated 3 years ago
- Details for installing Quartus on Linux (via VMs and Docker containers) to create build machines for Altera FPGA projects☆15Aug 6, 2016Updated 9 years ago