Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.
☆31Oct 18, 2018Updated 8 years ago
Alternatives and similar repositories for covered
Users that are interested in covered are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆21Feb 16, 2013Updated 13 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆15Dec 15, 2023Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆13Jul 23, 2017Updated 9 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated 2 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆24Nov 21, 2020Updated 5 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated last month
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 7 years ago
- ☆42Feb 28, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Python curses-based tool for configuring STM32 pins.☆15Apr 1, 2022Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- Implementation of both, sequential and 5-stage pipelined x86 64-bit processor in Verilog, designed to handle data dependencies like load-…☆14Jul 11, 2023Updated 3 years ago
- GUI for SymbiYosys☆19Aug 4, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Parag Patel's Z80 Emulator☆51Apr 21, 2016Updated 10 years ago
- Connect AI agents to a live Synopsys Verdi session through MCP: waveforms, signal values, driver tracing, and RTL source.☆21Oct 14, 2026Updated 2 weeks ago
- Pico-powered 1G brick style cell phone☆14Apr 2, 2026Updated 6 months ago
- A barebones MQTT Client that leverages the power of Tasker☆10May 25, 2018Updated 8 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆11Sep 23, 2023Updated 3 years ago
- 8080/8085 CPU Exerciser☆19Oct 30, 2012Updated 13 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Free open source EDA tools☆66Oct 1, 2019Updated 7 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- Running Linux on IOb-SoC-OpenCryptoHW☆16Aug 15, 2024Updated 2 years ago
- yes(1), silly edition☆12May 9, 2026Updated 5 months ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- SPICE based IBIS simulation☆18Jan 2, 2025Updated last year
- ☆66Dec 16, 2018Updated 7 years ago