chiphackers / covered
Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.
☆31Updated 6 years ago
Alternatives and similar repositories for covered
Users that are interested in covered are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆36Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- ☆31Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- ☆41Updated 3 years ago
- USB -> AXI Debug Bridge☆38Updated 3 years ago
- ☆38Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆44Updated 5 years ago
- SystemVerilog FSM generator☆30Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆103Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated 4 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- Running Python code in SystemVerilog☆68Updated 9 months ago
- Import and export IP-XACT XML register models☆34Updated 7 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆59Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆63Updated 11 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- ideas and eda software for vlsi design☆50Updated last week
- RISCV model for Verilator/FPGA targets☆51Updated 5 years ago