Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.
☆32Oct 18, 2018Updated 7 years ago
Alternatives and similar repositories for covered
Users that are interested in covered are comparing it to the libraries listed below
Sorting:
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆11Apr 21, 2023Updated 2 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- ☆41Feb 28, 2022Updated 3 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 10 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- ☆19Oct 28, 2024Updated last year
- ☆17Nov 4, 2024Updated last year
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Jul 23, 2010Updated 15 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 9 months ago
- Details for installing Quartus on Linux (via VMs and Docker containers) to create build machines for Altera FPGA projects☆15Aug 6, 2016Updated 9 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- ☆20Mar 1, 2021Updated 4 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- 6502 CPU in 4 small CPLDs☆25May 3, 2022Updated 3 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- ☆24Dec 8, 2021Updated 4 years ago