chiphackers / coveredLinks
Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.
☆31Updated 6 years ago
Alternatives and similar repositories for covered
Users that are interested in covered are comparing it to the libraries listed below
Sorting:
- ☆36Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆33Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- UART models for cocotb☆29Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- ☆25Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- ☆41Updated 3 years ago
- Announcements related to Verilator☆39Updated 5 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 6 months ago
- a Python framework for managing embedded HW/SW projects☆16Updated this week
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago