A formal semantics of the RISC-V ISA in Haskell
☆175Aug 13, 2023Updated 2 years ago
Alternatives and similar repositories for riscv-semantics
Users that are interested in riscv-semantics are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Specification in Coq☆118Jan 5, 2026Updated 5 months ago
- Formal specification of RISC-V Instruction Set☆102Jun 29, 2020Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆167May 26, 2026Updated last month
- ☆21Aug 1, 2015Updated 10 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Galois RISC-V ISA Formal Tools☆61May 6, 2026Updated last month
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 9 years ago
- A work-in-progress language and compiler for verified low-level programming☆331Jun 19, 2026Updated 2 weeks ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆76Jun 18, 2020Updated 6 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 6 months ago
- Mostly Automated Synthesis of Correct-by-Construction Programs☆159Jun 19, 2026Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- RISC-V Specification in Coq☆13Sep 17, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Convert Haskell source code to Coq source code☆283Nov 11, 2020Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆18Jul 12, 2024Updated last year
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆82Jul 3, 2024Updated 2 years ago
- Coq library for verified low-level programming☆65Jun 15, 2017Updated 9 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆24Feb 11, 2021Updated 5 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- A compiler from mini-STG to Wasm (**far from complete**)☆14Jun 13, 2017Updated 9 years ago
- Formal Reasoning About Programs☆731Mar 23, 2026Updated 3 months ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,598Jun 23, 2026Updated last week
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- A library of components for RISC-V implementations in Haskell CLaSH☆13Mar 24, 2017Updated 9 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- An extension to PUMPKIN PATCH with support for proof repair across type equivalences.☆49Aug 21, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Coq library for parametric coinduction☆53Apr 29, 2026Updated 2 months ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆57Jun 2, 2026Updated last month
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago