A formal semantics of the RISC-V ISA in Haskell
☆180Aug 13, 2023Updated 3 years ago
Alternatives and similar repositories for riscv-semantics
Users that are interested in riscv-semantics are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Specification in Coq☆122Sep 18, 2026Updated last month
- Formal specification of RISC-V Instruction Set☆102Jun 29, 2020Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆173Sep 17, 2026Updated last month
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆232Aug 31, 2020Updated 6 years ago
- Galois RISC-V ISA Formal Tools☆61May 6, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆76Jun 18, 2020Updated 6 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆79Apr 24, 2020Updated 6 years ago
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- A work-in-progress language and compiler for verified low-level programming☆340Oct 23, 2026Updated last week
- ☆21Aug 1, 2015Updated 11 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Jul 12, 2024Updated 2 years ago
- A library of components for RISC-V implementations in Haskell CLaSH☆13Mar 24, 2017Updated 9 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated 2 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- ILA Model Database☆26Sep 27, 2020Updated 6 years ago
- Verified graph rewriting (for dataflow circuits).☆29Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,625Updated this week
- ☆33Mar 2, 2021Updated 5 years ago
- Mostly Automated Synthesis of Correct-by-Construction Programs☆157Aug 24, 2026Updated 2 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- RISC-V Specification in Coq☆13Sep 17, 2018Updated 8 years ago
- Convert Haskell source code to Coq source code☆283Nov 11, 2020Updated 5 years ago
- ☆14May 7, 2026Updated 5 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The source code to the Voss II Hardware Verification Suite☆58Updated this week
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- RTLCheck☆26Oct 9, 2018Updated 8 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Examples of refining software and circuit implementations from their specifications in the style of the Bird-Meertens formalism.☆18Oct 15, 2026Updated 2 weeks ago
- ☆15Dec 6, 2023Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆25Nov 8, 2022Updated 3 years ago