mit-plv / riscv-semantics
A formal semantics of the RISC-V ISA in Haskell
☆156Updated last year
Related projects ⓘ
Alternatives and complementary repositories for riscv-semantics
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- RISC-V Specification in Coq☆109Updated 3 months ago
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated last month
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- Galois RISC-V ISA Formal Tools☆56Updated 9 months ago
- A core language for rule-based hardware design 🦑☆140Updated 3 weeks ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- Verilog development and verification project for HOL4☆24Updated this week
- Haskell library for hardware description☆98Updated last month
- Communication between Coq and SAT/SMT solvers☆156Updated last month
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 2 years ago
- A work-in-progress language and compiler for verified low-level programming☆297Updated last month
- A Library for Representing Recursive and Impure Programs in Coq☆203Updated last month
- Lem semantic definition language☆130Updated 8 months ago
- Gallina to Bedrock2 compilation toolkit☆50Updated last month
- A minimal development of SSA theory☆88Updated this week
- Lecture notes for a short course on proving/programming in Coq via SSReflect.☆160Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated last month
- Lecture material for DeepSpec Summer School 2018☆68Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆134Updated 3 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 4 months ago
- MonoSAT - An SMT solver for Monotonic Theories☆107Updated last year
- Coq library for verified low-level programming☆57Updated 7 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- A Verified Compiler for Gallina, Written in Gallina☆136Updated 2 months ago
- Definition of the Viper intermediate verification language.☆79Updated 2 weeks ago
- Pono: A flexible and extensible SMT-based model checker☆80Updated 2 weeks ago
- Mostly Automated Synthesis of Correct-by-Construction Programs☆147Updated last month