jeffreycassidy / BlueLinkLinks
Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)
☆11Updated 9 years ago
Alternatives and similar repositories for BlueLink
Users that are interested in BlueLink are comparing it to the libraries listed below
Sorting:
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated last year
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- A home for Genesis2 sources.☆44Updated 7 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆88Updated 3 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated this week
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Updated 5 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 4 months ago
- Xilinx Modifications to Halide☆14Updated 4 years ago
- ☆104Updated 3 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- P4-14/16 Bluespec Compiler☆89Updated 8 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- Bluespec BSV HLHDL tutorial☆111Updated 9 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Updated 7 months ago
- Towards Hardware and Software Continuous Integration☆13Updated 5 years ago
- Open Programmable Acceleration Engine☆269Updated 6 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Power Service Layer Simulation Engine☆30Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- An open standard Cache Coherent Fabric Interface repository☆66Updated 6 years ago
- OmniXtend cache coherence protocol☆82Updated 8 months ago
- Network packet parser generator☆53Updated 5 years ago