jeffreycassidy / BlueLink
Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)
☆10Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for BlueLink
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 4 months ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- ☆84Updated last year
- Connectal is a framework for software-driven hardware development.☆161Updated last year
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- A home for Genesis2 sources.☆38Updated 3 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- ☆18Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆33Updated 6 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated 3 weeks ago
- Memory System Microbenchmarks☆61Updated last year
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- HLS branch of Halide☆77Updated 6 years ago
- An FPGA-based NetTLP adapter☆21Updated 4 years ago
- CAPI SNAP Framework Hardware and Software☆108Updated 3 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- ☆24Updated 8 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- Virtio implementation in SystemVerilog☆46Updated 6 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆30Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆15Updated 3 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago