jeffreycassidy / BlueLinkLinks
Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)
☆11Updated 9 years ago
Alternatives and similar repositories for BlueLink
Users that are interested in BlueLink are comparing it to the libraries listed below
Sorting:
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- ☆88Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- A home for Genesis2 sources.☆44Updated 6 months ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Towards Hardware and Software Continuous Integration☆13Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆221Updated 6 years ago
- ☆104Updated 3 years ago
- Open Programmable Acceleration Engine☆269Updated 6 months ago
- ESESC: A Fast Multicore Simulator☆140Updated 2 months ago
- A generic test bench written in Bluespec☆57Updated 5 years ago
- ☆11Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated 3 weeks ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- Bluespec BSV HLHDL tutorial☆111Updated 9 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- Python-based hardware modeling framework☆245Updated 6 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated last month
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆60Updated last year
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago