Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)
☆11May 25, 2016Updated 10 years ago
Alternatives and similar repositories for BlueLink
Users that are interested in BlueLink are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Miscellaneous components for bluespec☆12Nov 18, 2024Updated last year
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆11Jun 18, 2018Updated 8 years ago
- LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.☆13Jul 1, 2024Updated 2 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- The project uses a PCIe-Card for FPGA based zlib acceleration. This project provides a hardware accelerated version of zLib based compr…☆18Oct 23, 2019Updated 7 years ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- ☆11Jan 2, 2026Updated 9 months ago
- Provides an SSH server that enables rcon connections to configured game servers☆12Jul 24, 2019Updated 7 years ago
- Izumi is an instruction pipeline visualizer for Onikiri2-Kanata format based on Konata.☆13Feb 6, 2026Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A complete reimplementation of xv6 operating system (RISC-V) in Zig.☆14Oct 23, 2026Updated last week
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- ☆15Oct 23, 2026Updated last week
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 12 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 10 years ago
- dns library for nodejs☆11Jul 2, 2012Updated 14 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Jul 10, 2015Updated 11 years ago
- Miscellaneous utility code for c++ projects.☆18Nov 4, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆23Mar 21, 2024Updated 2 years ago
- ☆15Updated this week
- Flash Acceleration with CAPI - The IBM Data Engine for NoSQL☆21Jan 10, 2020Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- The codebase that computed the Ninth Dedekind Number☆13Jan 18, 2026Updated 9 months ago
- Easily copy folders and files to other Git branches☆15Apr 19, 2010Updated 16 years ago
- Reconfigure.io examples☆31Apr 9, 2019Updated 7 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 2 months ago
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Bootloadable .cyacd upload application (Linux) for PSoC® PSoC 4 ( PSoC 3 / PSoC 5 ) devices based on Cypress AN68272 "UART Bootloader Ho…☆14Aug 15, 2015Updated 11 years ago
- C/C++ Based SDR Library with dsp blocks☆16Aug 15, 2024Updated 2 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- ☆16Jul 9, 2026Updated 3 months ago
- Epiphany design verification infrastructure☆13Sep 8, 2015Updated 11 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Quarto Extension to add snow☆14May 18, 2026Updated 5 months ago