Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)
☆11May 25, 2016Updated 9 years ago
Alternatives and similar repositories for BlueLink
Users that are interested in BlueLink are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.☆13Jul 1, 2024Updated last year
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- ☆11Jun 18, 2018Updated 7 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- The project uses a PCIe-Card for FPGA based zlib acceleration. This project provides a hardware accelerated version of zLib based compr…☆18Oct 23, 2019Updated 6 years ago
- Provides an SSH server that enables rcon connections to configured game servers☆11Jul 24, 2019Updated 6 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- ☆11Jan 2, 2026Updated 2 months ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 11 years ago
- Miscellaneous utility code for c++ projects.☆18Nov 4, 2018Updated 7 years ago
- The codebase that computed the Ninth Dedekind Number☆14Jan 18, 2026Updated 2 months ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- ☆23Mar 21, 2024Updated 2 years ago
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Jul 10, 2015Updated 10 years ago
- A RISC-V OS written in Zig.☆23Dec 21, 2021Updated 4 years ago
- Bootloadable .cyacd upload application (Linux) for PSoC® PSoC 4 ( PSoC 3 / PSoC 5 ) devices based on Cypress AN68272 "UART Bootloader Ho…☆13Aug 15, 2015Updated 10 years ago
- Quarto Extension to add snow☆13Sep 27, 2023Updated 2 years ago
- ☆18Jun 9, 2023Updated 2 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- Reconfigure.io examples☆32Apr 9, 2019Updated 6 years ago
- Fine control over numeric output: Scientific/Engineering/SI-notation +UTF8☆18Feb 23, 2025Updated last year
- Flash Acceleration with CAPI - The IBM Data Engine for NoSQL☆22Jan 10, 2020Updated 6 years ago
- ☆18Mar 9, 2026Updated 2 weeks ago
- ☆16Feb 7, 2019Updated 7 years ago
- Network Programming with Relational and Procedural Abstractions (NERPA)☆32Apr 4, 2023Updated 2 years ago
- A bibtex plugin for Jekyll (based on bibtex2html)☆38Oct 4, 2024Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- ☆21Aug 1, 2015Updated 10 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- OpenPOWER / Open Compute Server, based upon POWER9☆32Jun 20, 2018Updated 7 years ago
- Group of handy classes for making Interactive 2D Games. With time and work it could be a decent game engine☆26Jul 16, 2011Updated 14 years ago
- PHOENIX is a CUDA-accelerated Solver for the nonlinear two-dimensional Schrödinger Equation.☆39Mar 16, 2026Updated last week
- Main page☆32Feb 12, 2020Updated 6 years ago