jeffreycassidy / BlueLink
Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)
☆10Updated 8 years ago
Alternatives and similar repositories for BlueLink:
Users that are interested in BlueLink are comparing it to the libraries listed below
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 3 weeks ago
- Connectal is a framework for software-driven hardware development.☆164Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆86Updated 4 months ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- ☆85Updated 2 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Open Programmable Acceleration Engine☆262Updated this week
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- A home for Genesis2 sources.☆40Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Power Service Layer Simulation Engine☆28Updated 3 years ago
- ☆19Updated 3 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆65Updated 6 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 5 months ago
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- Xilinx Modifications to Halide☆12Updated 3 years ago
- Network packet parser generator☆51Updated 4 years ago
- ☆28Updated 4 months ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Updated 5 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆34Updated 6 years ago
- ☆133Updated 2 years ago
- HLS branch of Halide☆77Updated 6 years ago
- ☆26Updated 9 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago