Alternatives and similar repositories for rules_verilator:

Users that are interested in rules_verilator are comparing it to the libraries listed below

• Lightelligence / rules_verilog
  Bazel build rules for compiling Verilog
  ☆21Updated last year
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆129Updated 2 weeks ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 2 weeks ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆35Updated last month
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 8 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆37Updated 3 weeks ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆35Updated 6 months ago
• byuccl / bfat
  Bitstream Fault Analysis Tool
  ☆14Updated last year
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last year
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆19Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 3 months ago
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• rickwebiii / bazel_fpga_rules
  Rules for performing tasks related to FPGA development in Bazel.
  ☆11Updated 3 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆41Updated 4 months ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆48Updated 3 months ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last week
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• mattvenn / instrumented_adder
  Instrumenting adders to measure speed
  ☆13Updated 2 years ago
• B-Lang-org / bdw
  BSC Development Workstation (BDW)
  ☆28Updated 5 months ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆29Updated last week
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• masc-ucsc / fluid
  Fluid Pipelines
  ☆11Updated 6 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated this week
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆36Updated 2 years ago