☆35Dec 24, 2015Updated 10 years ago
Alternatives and similar repositories for pifo-hardware
Users that are interested in pifo-hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- C++ reference implementation for Push-In First-Out Queue☆15Aug 18, 2016Updated 10 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Jul 2, 2019Updated 7 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- The Domino compiler to run packet programs on pipelined switches☆30Aug 12, 2021Updated 5 years ago
- ☆46Dec 15, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- µTune: Auto-Tuned Threading for OLDI Microservices☆14Oct 8, 2018Updated 8 years ago
- ☆14May 15, 2023Updated 3 years ago
- ☆25Jul 21, 2022Updated 4 years ago
- Twenty Years After: Hierarchical Core-Stateless Fair Queueing☆18Feb 26, 2021Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- Approximating Push-In First-Out Behaviors using Strict-Priority Queues☆60Jul 12, 2025Updated last year
- NetLock: Fast, Centralized Lock Management Using Programmable Switches☆33Sep 2, 2020Updated 6 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- NetChain in P4☆18Jul 4, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RackSched: A Microsecond-Scale Scheduler for Rack-Scale Computers☆24Oct 5, 2020Updated 6 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 5 years ago
- ☆48Apr 11, 2023Updated 3 years ago
- Load generator for memcached (multi threaded, multi machine)☆17Apr 5, 2023Updated 3 years ago
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆24Apr 23, 2024Updated 2 years ago
- A library for creating gRPC messages and communicating with devices exposing a Barefoot Runtime gRPC interface.☆13May 30, 2025Updated last year
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- ☆20May 26, 2021Updated 5 years ago
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Apr 7, 2026Updated 6 months ago
- An RDMA skew-aware key-value store, which implements the Scale-Out ccNUMA design, to exploit skew in order to increase performance of dat…☆19Jul 1, 2021Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- An Agile Chisel-Based SoC Design Framework☆25Dec 29, 2021Updated 4 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- ☆10Apr 19, 2022Updated 4 years ago
- ☆15Sep 10, 2017Updated 9 years ago
- Switches for HIRE: Resource Scheduling for Data Center In-Network Computing☆13Jan 18, 2021Updated 5 years ago
- ☆33Mar 31, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A fast and scalable distributed lock service using programmable switches.☆21Jul 30, 2024Updated 2 years ago
- Switch ML Application☆204Jul 15, 2022Updated 4 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Dec 14, 2020Updated 5 years ago
- Occamy is a preemptive buffer management for on-chip shared-memory switches☆12Feb 28, 2026Updated 8 months ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆16Apr 17, 2025Updated last year
- Modular Multi-ported SRAM-based Memory☆33Nov 8, 2024Updated last year
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago