programmable-scheduling / pifo-hardware
☆31Updated 9 years ago
Alternatives and similar repositories for pifo-hardware:
Users that are interested in pifo-hardware are comparing it to the libraries listed below
- ☆45Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- ☆51Updated 9 months ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- ☆14Updated 2 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆22Updated 6 years ago
- ☆62Updated 2 months ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆123Updated last month
- AMD OpenNIC driver includes the Linux kernel driver☆66Updated 3 months ago
- ☆59Updated 4 years ago
- P4-14/16 Bluespec Compiler☆86Updated 7 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- ESnet SmartNIC hardware design repository.☆50Updated last week
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- ☆14Updated 7 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆68Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- C++ reference implementation for Push-In First-Out Queue☆13Updated 8 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆26Updated 2 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- AMD OpenNIC Shell includes the HDL source files☆115Updated 3 months ago
- A machine model for line-rate programmable switches☆24Updated 8 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago