Alternatives and similar repositories for pifo-hardware

Users that are interested in pifo-hardware are comparing it to the libraries listed below

• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆35Updated 3 years ago
• pcie-bench / pcie-model
  ☆65Updated 5 months ago
• multitenancy-project / menshen
  ☆51Updated 3 years ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆38Updated 6 years ago
• utnslab / RingleaderNIC
  ☆14Updated 2 years ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆45Updated 2 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆27Updated 3 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• axbryd / hXDP-Artifacts
  ☆59Updated 4 years ago
• engjefersonsantiago / P4HLS
  P4 compatible HLS modules
  ☆11Updated 7 years ago
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆87Updated 7 years ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆103Updated 2 years ago
• NetFPGA / NetFPGA-PLUS
  ☆53Updated last year
• efeslab / optimus-hypervisor
  ☆19Updated 4 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆142Updated 4 months ago
• packet-transactions / domino-compiler
  The Domino compiler to run packet programs on pipelined switches
  ☆29Updated 3 years ago
• packet-transactions / banzai
  A machine model for line-rate programmable switches
  ☆24Updated 8 years ago
• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17Updated 3 years ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆37Updated 7 years ago
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆70Updated 2 years ago
• CMU-SAFARI / MemBen
  Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …
  ☆22Updated 4 years ago
• anirudhSK / drmt
  ☆15Updated 7 years ago
• barabanshek / Dagger
  HW/SW co-designed end-host RPC stack
  ☆20Updated 3 years ago
• acsl-technion / ntl
  Networking Template Library for Vivado HLS
  ☆28Updated 5 years ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆22Updated 6 years ago
• parsa-epfl / qflex
  Quick & Flexible Rack-Scale Computer Architecture Simulator
  ☆46Updated 3 weeks ago
• WukLab / FPGA-OS
  ☆34Updated 4 years ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆118Updated 7 months ago
• Krishnaps / Gem5-PCI-Express
  Gem5 with PCI Express integrated.
  ☆20Updated 6 years ago