programmable-scheduling / pifo-hardware

Related projects ⓘ

Alternatives and complementary repositories for pifo-hardware

• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆34Updated 3 years ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆37Updated 5 years ago
• multitenancy-project / menshen
  ☆43Updated 2 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 2 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• pcie-bench / pcie-model
  ☆55Updated 4 months ago
• axbryd / hXDP-Artifacts
  ☆57Updated 4 years ago
• NetFPGA / NetFPGA-PLUS
  ☆47Updated 4 months ago
• agsiddharth / CAL-DPDK-GEM5
  Modifications to GEM5 for running kernel bypass networking. (DPDK)
  ☆15Updated last year
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆66Updated 2 years ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆21Updated 5 years ago
• utnslab / RingleaderNIC
  ☆13Updated last year
• anirudhSK / drmt
  ☆14Updated 7 years ago
• packet-transactions / domino-compiler
  The Domino compiler to run packet programs on pipelined switches
  ☆29Updated 3 years ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆40Updated last year
• engjefersonsantiago / P4HLS
  P4 compatible HLS modules
  ☆10Updated 6 years ago
• packet-transactions / banzai
  A machine model for line-rate programmable switches
  ☆24Updated 8 years ago
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆83Updated 6 years ago
• ETH-PLUS / Jingzhao
  ☆31Updated last month
• Xilinx / open-nic-dpdk
  DPDK Drivers for AMD OpenNIC
  ☆18Updated last year
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆41Updated this week
• programmable-scheduling / pifo-machine
  C++ reference implementation for Push-In First-Out Queue
  ☆13Updated 8 years ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆33Updated 6 years ago
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆104Updated 3 weeks ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆101Updated last year
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆99Updated 5 months ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆55Updated 8 months ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆72Updated 2 years ago
• tcp-acceleration-service / FlexTOE
  Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism
  ☆56Updated 2 years ago
• Winters123 / FastRMT
  Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.
  ☆24Updated 2 years ago