☆34Dec 24, 2015Updated 10 years ago
Alternatives and similar repositories for pifo-hardware
Users that are interested in pifo-hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago
- C++ reference implementation for Push-In First-Out Queue☆15Aug 18, 2016Updated 9 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- The Domino compiler to run packet programs on pipelined switches☆30Aug 12, 2021Updated 4 years ago
- A machine model for line-rate programmable switches☆27Oct 8, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- µTune: Auto-Tuned Threading for OLDI Microservices☆14Oct 8, 2018Updated 7 years ago
- ☆25Jul 21, 2022Updated 3 years ago
- ☆48Dec 15, 2021Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 7 years ago
- NetLock: Fast, Centralized Lock Management Using Programmable Switches☆32Sep 2, 2020Updated 5 years ago
- Load generator for memcached (multi threaded, multi machine)☆17Apr 5, 2023Updated 3 years ago
- ☆48Apr 11, 2023Updated 3 years ago
- RackSched: A Microsecond-Scale Scheduler for Rack-Scale Computers☆24Oct 5, 2020Updated 5 years ago
- Approximating Push-In First-Out Behaviors using Strict-Priority Queues☆59Jul 12, 2025Updated 10 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- NetChain in P4☆18Jul 4, 2020Updated 5 years ago
- An RDMA skew-aware key-value store, which implements the Scale-Out ccNUMA design, to exploit skew in order to increase performance of dat…☆19Jul 1, 2021Updated 4 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- ☆15Sep 10, 2017Updated 8 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- ☆33Mar 31, 2021Updated 5 years ago
- Switches for HIRE: Resource Scheduling for Data Center In-Network Computing☆13Jan 18, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Various P4 tools, programs and scripts to allow developers try the P4 experimental features in ONOS☆14Jul 19, 2018Updated 7 years ago
- This is a circular buffer controller used in FPGA.☆35Jan 12, 2016Updated 10 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- bil verification tool☆12Jun 30, 2022Updated 3 years ago
- Poise source code repo☆12Aug 12, 2020Updated 5 years ago
- P4 Implementation of Service Function Chaining in IEEE ICCE-Asia'20☆12May 6, 2024Updated 2 years ago
- Dataset of PiTree project.☆13Dec 27, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA_PCIe_drivers☆16Sep 3, 2015Updated 10 years ago
- DPDK-based Packet Generator☆15Dec 14, 2015Updated 10 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- ☆10Feb 19, 2017Updated 9 years ago
- ☆87Dec 13, 2021Updated 4 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Nov 16, 2022Updated 3 years ago
- ☆13Apr 28, 2025Updated last year