Alternatives and similar repositories for caravel_UNCC_MPW_1:

Users that are interested in caravel_UNCC_MPW_1 are comparing it to the libraries listed below

• efabless / caravel-lite
  ☆15Updated 2 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• dan-rodrigues / caravel_vdp_lite
  ☆19Updated 4 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 4 years ago
• space-tudelft / cacd
  Space CACD
  ☆12Updated 5 years ago
• ucb-cs250 / caravel_fpga250
  FPGA250 aboard the eFabless Caravel
  ☆27Updated 4 years ago
• efabless / raptor
  Arm Cortex-M0 based Customizable SoC for IoT Applications
  ☆12Updated 4 years ago
• chipsalliance / foundation
  Governance-related CHIPS Alliance documents, guides etc.
  ☆10Updated last year
• mattvenn / caravel_user_project
  Zero to ASIC group submission for MPW2
  ☆13Updated last year
• YosysHQ / sby-gui
  GUI for SymbiYosys
  ☆13Updated 10 months ago
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆24Updated last year
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆31Updated 9 months ago
• jbush001 / ChiselGPU
  Experiments with fixed function renderers and Chisel HDL
  ☆59Updated 5 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 5 years ago
• efabless / caravel_board
  ☆33Updated 2 months ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• olofk / simple_spi
  SPI core
  ☆15Updated 5 years ago
• Deepak42074 / vsdsram_sky130
  Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns
  ☆11Updated 4 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆37Updated 3 years ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 3 years ago
• rsnikhil / RISCV_Piccolo_v1
  Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
  ☆33Updated 8 years ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆57Updated last year
• efabless / ravenna
  32-bit RISC-V microcontroller
  ☆9Updated 3 years ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆36Updated 3 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆38Updated last month
• efabless / mpw_precheck
  ☆36Updated 3 months ago
• AL-255 / Project-Yatsuhashi-Chip1
  ☆39Updated 2 years ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆15Updated 2 years ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 6 years ago