openrisc / orpsoc-cores
Core description files for FuseSoC
☆124Updated 4 years ago
Alternatives and similar repositories for orpsoc-cores:
Users that are interested in orpsoc-cores are comparing it to the libraries listed below
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆100Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆116Updated 2 years ago
- Yet Another RISC-V Implementation☆89Updated 5 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆149Updated 7 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- OpenRISC 1200 implementation☆165Updated 9 years ago
- A utility for Composing FPGA designs from Peripherals☆171Updated 2 months ago
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- LatticeMico32 soft processor☆104Updated 10 years ago
- ☆110Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- The OpenRISC 1000 architectural simulator☆74Updated 6 months ago
- ☆82Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆153Updated 11 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆106Updated 5 years ago
- FuseSoC standard core library☆128Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- ☆63Updated 6 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- A Tiny Processor Core☆107Updated last week
- Documentation for the BOOM processor☆47Updated 8 years ago
- An Open Source configuration of the Arty platform☆127Updated last year
- RISC-V CPU Core☆317Updated 9 months ago
- Verilog implementation of a RISC-V core☆109Updated 6 years ago