openrisc / orpsoc-coresLinks
Core description files for FuseSoC
☆124Updated 5 years ago
Alternatives and similar repositories for orpsoc-cores
Users that are interested in orpsoc-cores are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆98Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- OpenRISC 1200 implementation☆172Updated 9 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- ☆112Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- The OpenRISC 1000 architectural simulator☆75Updated 6 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆411Updated last month
- FuseSoC standard core library☆147Updated 5 months ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- ☆63Updated 6 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago