openrisc / orpsoc-coresLinks
Core description files for FuseSoC
☆124Updated 4 years ago
Alternatives and similar repositories for orpsoc-cores
Users that are interested in orpsoc-cores are comparing it to the libraries listed below
Sorting:
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆152Updated 7 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- The OpenRISC 1000 architectural simulator☆74Updated last month
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- OpenRISC 1200 implementation☆169Updated 9 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- FuseSoC standard core library☆139Updated last week
- Featherweight RISC-V implementation☆52Updated 3 years ago
- ☆113Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆108Updated 5 years ago
- ☆63Updated 6 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Verilog implementation of a RISC-V core☆117Updated 6 years ago
- A port of FreeRTOS for the RISC-V ISA☆76Updated 6 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A simple RISC-V processor for use in FPGA designs.☆274Updated 9 months ago