openrisc / orpsoc-coresView external linksLinks
Core description files for FuseSoC
☆124Jun 26, 2020Updated 5 years ago
Alternatives and similar repositories for orpsoc-cores
Users that are interested in orpsoc-cores are comparing it to the libraries listed below
Sorting:
- mor1kx - an OpenRISC 1000 processor IP core☆574Aug 21, 2025Updated 5 months ago
- Repository and Wiki for Chip Hack events.☆51Jul 30, 2021Updated 4 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- The OpenRISC 1000 architectural simulator☆77Apr 27, 2025Updated 9 months ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 5 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- OpenRISC 1200 implementation☆178Nov 11, 2015Updated 10 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- glTF - the runtime asset format for WebGL, OpenGL ES, and OpenGL.☆13Apr 15, 2024Updated last year
- OpenRISC Tutorials☆45Feb 3, 2026Updated last week
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- Linux kernel source tree☆34Feb 6, 2026Updated last week
- ZPUino HDL implementation☆91Aug 6, 2018Updated 7 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆54Nov 7, 2021Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Updated this week
- Intermediate Compute Language with OpenCL/CUDA Backends☆20Oct 11, 2014Updated 11 years ago
- Companion source code for GTC 2014 talk☆11Mar 25, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 2 weeks ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Marching cube on the GPU☆10Oct 1, 2012Updated 13 years ago
- import of nvidia-texture-tools from Google Code☆22May 23, 2013Updated 12 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- Antialiasing algorithm☆13Jun 10, 2016Updated 9 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated last month
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 5 years ago
- LibreCores Continuous Integration☆37Aug 2, 2021Updated 4 years ago