openrisc / orpsoc-coresLinks
Core description files for FuseSoC
☆124Updated 5 years ago
Alternatives and similar repositories for orpsoc-cores
Users that are interested in orpsoc-cores are comparing it to the libraries listed below
Sorting:
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Yet Another RISC-V Implementation☆97Updated last year
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- OpenRISC 1200 implementation☆174Updated 9 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- ☆112Updated 4 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 5 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆103Updated 6 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Collection of open-source peripherals in Verilog☆181Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- LatticeMico32 soft processor☆107Updated 10 years ago
- Open Processor Architecture☆26Updated 9 years ago
- ☆64Updated 6 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- OpenRISC Tutorials☆46Updated last week
- open-source SDKs for the SCR1 core☆75Updated 10 months ago
- Connectal is a framework for software-driven hardware development.☆173Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 6 months ago