mabrains / OpenAnalogDesign
Open Analog Design Environment
☆22Updated last year
Related projects ⓘ
Alternatives and complementary repositories for OpenAnalogDesign
- BAG framework☆41Updated 3 months ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 4 months ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated 2 weeks ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆17Updated 4 years ago
- KLayout technology files for Skywater SKY130☆38Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated this week
- A Spice simulation interface☆9Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- A python3 gm/ID starter kit☆39Updated 2 months ago
- Circuit Automatic Characterization Engine☆45Updated last week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆39Updated 4 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated 3 weeks ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- A tiny Python package to parse spice raw data files.☆43Updated last year
- Skywaters 130nm Klayout PDK☆19Updated last month
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆21Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 3 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆26Updated 4 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆17Updated 3 years ago
- ☆16Updated 2 years ago
- ☆52Updated last year
- Verilog-A simulation models☆53Updated this week