mabrains / OpenAnalogDesign
Open Analog Design Environment
☆23Updated last year
Alternatives and similar repositories for OpenAnalogDesign:
Users that are interested in OpenAnalogDesign are comparing it to the libraries listed below
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 11 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆61Updated last month
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- ☆18Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last month
- ☆40Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last month
- ☆20Updated 3 years ago
- BAG framework☆40Updated 9 months ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- A Spice simulation interface☆9Updated 2 years ago
- ☆12Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- ☆45Updated 2 months ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆11Updated last year
- Interchange formats for chip design.☆29Updated last month
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 4 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago