mmattioli / hardware-sortLinks
Hardware-accelerated sorting algorithm
☆16Updated 5 years ago
Alternatives and similar repositories for hardware-sort
Users that are interested in hardware-sort are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Updated 6 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Updated 5 years ago
- ☆29Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Algorithmic C Machine Learning Library☆26Updated 10 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- ☆78Updated 10 years ago
- ☆64Updated 3 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆67Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆88Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 6 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 8 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ☆26Updated 4 years ago