mmattioli / hardware-sort
Hardware-accelerated sorting algorithm
☆17Updated 4 years ago
Related projects: ⓘ
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆16Updated 5 years ago
- Network on Chip for MPSoC☆24Updated this week
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆16Updated 5 years ago
- ☆23Updated 4 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Ethernet switch implementation written in Verilog☆38Updated last year
- HLS for Networks-on-Chip☆27Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆15Updated last month
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- ☆21Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆48Updated 6 years ago
- A tool for those who want to use Vivado's batch mode more easily☆15Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- PCI Express controller model☆41Updated last year
- ☆12Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- Reconfigurable Binary Engine☆15Updated 3 years ago
- HLS code for Network on Chip (NoC)☆11Updated 4 years ago
- Direct Access Memory for MPSoC☆12Updated this week
- cycle accurate Network-on-Chip Simulator☆24Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆30Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year