mrc-donato / CHIPKIT-TutorialLinks
☆15Updated 4 years ago
Alternatives and similar repositories for CHIPKIT-Tutorial
Users that are interested in CHIPKIT-Tutorial are comparing it to the libraries listed below
Sorting:
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Next generation CGRA generator☆116Updated last week
- ☆87Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- Floating point modules for CHISEL☆31Updated 11 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated last month
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆126Updated last year
- ☆67Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆72Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago