☆15Mar 6, 2021Updated 5 years ago
Alternatives and similar repositories for CHIPKIT-Tutorial
Users that are interested in CHIPKIT-Tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- ☆13Sep 6, 2023Updated 2 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- ☆24Oct 24, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- ☆22Oct 5, 2024Updated last year
- Learning-Recurrent-Binary-Ternary-Weights☆13Dec 4, 2018Updated 7 years ago
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆17Apr 7, 2024Updated 2 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- ☆18Jan 30, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆14Jan 24, 2023Updated 3 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- RTL implementation of Flex-DPE.☆117Feb 22, 2020Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- One Instruction Set Computer☆12Aug 18, 2017Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- A framework that helps implementing swizzle GPU kernels☆50Feb 29, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Readings in Computer Architectures☆17Apr 27, 2026Updated 2 months ago
- Generative AI for Semiconductor Design: Engineering Assistant built with Bedrock, Knowledge Bases and Langchain☆29Jun 14, 2024Updated 2 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- ☆19Nov 21, 2022Updated 3 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆15Jun 24, 2020Updated 6 years ago
- Tapeouts done using OpenFASOC☆19Nov 3, 2025Updated 8 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆21Jun 17, 2020Updated 6 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆37Aug 21, 2024Updated last year
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆33Oct 14, 2020Updated 5 years ago
- a simple calculator built in antlr4 and c++☆10Dec 6, 2018Updated 7 years ago
- Yet another Polyhedra Compiler for DeepLearning☆19Apr 14, 2023Updated 3 years ago