mrc-donato / CHIPKIT-Tutorial
☆15Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for CHIPKIT-Tutorial
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 10 months ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- Next generation CGRA generator☆106Updated this week
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated 9 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last month
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- sram/rram/mram.. compiler☆28Updated last year
- ☆51Updated 9 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- ☆11Updated last year
- PACoGen: Posit Arithmetic Core Generator☆64Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆54Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- ☆26Updated 7 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week