mrc-donato / CHIPKIT-TutorialLinks
☆15Updated 4 years ago
Alternatives and similar repositories for CHIPKIT-Tutorial
Users that are interested in CHIPKIT-Tutorial are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆114Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- ☆76Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- A DSL for Systolic Arrays☆81Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 5 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Public release☆56Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago