mrc-donato / CHIPKIT-TutorialLinks
☆15Updated 4 years ago
Alternatives and similar repositories for CHIPKIT-Tutorial
Users that are interested in CHIPKIT-Tutorial are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Next generation CGRA generator☆115Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆80Updated last week
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- ☆104Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆44Updated 6 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- Chisel Cheatsheet☆34Updated 2 years ago