mrc-donato / CHIPKIT-Tutorial
☆15Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for CHIPKIT-Tutorial
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated 9 months ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- ☆75Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- Next generation CGRA generator☆106Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- ☆66Updated last year
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- ☆76Updated 8 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆91Updated this week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- sram/rram/mram.. compiler☆29Updated last year
- ☆42Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago