☆27Jul 27, 2017Updated 8 years ago
Alternatives and similar repositories for Rocket-Chip
Users that are interested in Rocket-Chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated 2 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- Monitoring the code for navigation purpose☆12Jul 1, 2020Updated 5 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 10 months ago
- A calibration method for multiple LiDAR and the GNSS-adied INS☆19Sep 22, 2025Updated 6 months ago
- A fast method used sliding window filter frame work for RTK-Visual-Inertial-Navigation☆11Feb 13, 2024Updated 2 years ago
- Advanced multi-band GNSS SDR front-end implementation in an RFSoC integrated circuit. GPL-3.0 license☆21Sep 3, 2024Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- Automatically exported from code.google.com/p/cu-hw-gps☆12Apr 29, 2015Updated 10 years ago
- ☆18Jan 15, 2026Updated 2 months ago
- ☆13Apr 1, 2017Updated 8 years ago
- Real-time GNSS clock/orbit UPD/IFPB service☆12Aug 13, 2022Updated 3 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ☆11Oct 5, 2023Updated 2 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- An OpenEmbedded layer for GNSS-SDR☆16Feb 19, 2026Updated last month
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆136Oct 5, 2022Updated 3 years ago
- pinata-csrf-tool☆13Dec 20, 2019Updated 6 years ago
- A repository for PyGNSS and CUDARecv -- open-source software defined GPS receivers developed by the Grace Gao Research Group.☆13Feb 10, 2020Updated 6 years ago
- A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning☆31May 22, 2018Updated 7 years ago
- ROS2 project that uses raw GPS measurements from a single on-board receiver to estimate a robot's pose over time.☆10Mar 26, 2024Updated last year
- This repository is about transferring the secure data from one computer to another with the help of socket programming using client-serve…☆12Mar 31, 2022Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- GNSS/INS integrated navigation☆12Sep 16, 2020Updated 5 years ago
- Hoddarla is an OS project in Golang targeting RISC-V 64-bit system.☆12Oct 28, 2021Updated 4 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- An EKF-based GNSS/INS integrated navigation system in the ECEF system.☆15Aug 6, 2024Updated last year