riscveval / Rocket-ChipLinks
☆26Updated 8 years ago
Alternatives and similar repositories for Rocket-Chip
Users that are interested in Rocket-Chip are comparing it to the libraries listed below
Sorting:
- PCI Express controller model☆71Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 4 years ago
- ☆60Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆43Updated 11 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated last week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 10 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 11 months ago
- ☆32Updated last month
- Verilog PCI express components☆24Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- ☆33Updated 3 years ago
- Chisel NVMe controller☆25Updated 3 years ago
- ☆36Updated 5 years ago
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 10 months ago
- Open Source AES☆31Updated 3 months ago
- Chisel Things for OFDM☆32Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated last year
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago