A behavioural cache model for analysing the cache behaviour under side-channel attack.
☆28Jun 25, 2025Updated 8 months ago
Alternatives and similar repositories for cache-model
Users that are interested in cache-model are comparing it to the libraries listed below
Sorting:
- Cache side-channel attack AES android☆13Sep 6, 2017Updated 8 years ago
- Security Test Benchmark for Computer Architectures☆21Sep 24, 2025Updated 5 months ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Aug 21, 2019Updated 6 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 3 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- ☆34Dec 14, 2025Updated 2 months ago
- ☆14Dec 30, 2021Updated 4 years ago
- ☆15Dec 15, 2022Updated 3 years ago
- This repository contains several tools to perform Cache Template Attacks☆164Nov 11, 2025Updated 3 months ago
- ☆17Jun 25, 2017Updated 8 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- ☆14Feb 18, 2021Updated 5 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Aug 17, 2018Updated 7 years ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated 9 months ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- Deep learning side channel privileged memory reader☆45Jun 28, 2018Updated 7 years ago
- A tool to enable fuzzing for Spectre vulnerabilities☆31Feb 20, 2020Updated 6 years ago
- ☆77Jun 14, 2018Updated 7 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Aug 22, 2022Updated 3 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆37Jul 18, 2023Updated 2 years ago
- ☆20Aug 3, 2018Updated 7 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Oct 13, 2022Updated 3 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 3 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Aug 7, 2022Updated 3 years ago
- ☆119Nov 14, 2022Updated 3 years ago
- A library and an application to provide migratable primitives for SGX enclaves.☆22Feb 28, 2020Updated 5 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- A Tool for the Static Analysis of Cache Side Channels☆42Mar 5, 2017Updated 8 years ago
- A simple cache simulator☆20Jan 14, 2019Updated 7 years ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆77Nov 12, 2019Updated 6 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 5 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- ☆11Oct 28, 2020Updated 5 years ago
- A demo of Flush-Reload style Side-channel attack.☆10Feb 20, 2019Updated 7 years ago