comparch-security / cache-modelLinks
A behavioural cache model for analysing the cache behaviour under side-channel attack.
☆28Updated 7 months ago
Alternatives and similar repositories for cache-model
Users that are interested in cache-model are comparing it to the libraries listed below
Sorting:
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- ☆34Updated last month
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 6 years ago
- ☆21Updated 6 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Updated 3 years ago
- ☆14Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- ☆21Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆14Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆68Updated 6 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 4 years ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- ☆25Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- ☆27Updated 10 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆113Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆15Updated 3 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆24Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Updated 4 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- The MIT Sanctum processor top-level project☆31Updated 5 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆143Updated 2 years ago
- ☆88Updated 3 years ago