☆13Jan 20, 2021Updated 5 years ago
Alternatives and similar repositories for rocket-zynqmp
Users that are interested in rocket-zynqmp are comparing it to the libraries listed below
Sorting:
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- zynqmp-zcu102 hacks☆20Sep 15, 2017Updated 8 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Feb 26, 2026Updated last week
- ☆21Jul 28, 2016Updated 9 years ago
- A simple script to build a PMU firmware for Xilinx ZynqMP☆37Dec 31, 2025Updated 2 months ago
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 3 months ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- ☆42Feb 3, 2026Updated last month
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆11Jul 29, 2020Updated 5 years ago
- Xbox Adaptive Controller Joystick Splitter☆12Nov 30, 2018Updated 7 years ago
- BERT Sentiment Classification on the IMDb Large Movie Review Dataset.☆16Sep 8, 2022Updated 3 years ago
- Plug & Play.☆47Nov 29, 2025Updated 3 months ago
- MATLAB function to fill an area with hatching ~~or speckling~~☆11Mar 4, 2018Updated 8 years ago
- ☆17Jan 1, 2021Updated 5 years ago
- An artificial matrix generator in C☆12Feb 16, 2023Updated 3 years ago
- ☆14Apr 14, 2025Updated 10 months ago
- Code for the paper "Faster Neural Network Training with Approximate Tensor Operations"☆10Oct 23, 2021Updated 4 years ago
- Supercharged USB bootloader for various PIC24/dsPIC33 MCUs.☆11Jul 8, 2021Updated 4 years ago
- RISC-V Virtual Prototype☆46Oct 1, 2021Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Locality sensitive hash functions for Tensorflow 2.0.☆12Feb 18, 2022Updated 4 years ago
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆10Sep 25, 2013Updated 12 years ago
- ☆10May 10, 2021Updated 4 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 3 years ago
- Single shot neural network pruning before training the model, based on connection sensitivity☆11Aug 7, 2019Updated 6 years ago
- Tools to help with Minecraft modpack development.☆10May 27, 2022Updated 3 years ago
- ☆11Apr 3, 2023Updated 2 years ago
- 4-bit Shampoo for Memory-Efficient Network Training (NeurIPS 2024)☆13Feb 13, 2025Updated last year
- ☆21Updated this week
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A compressed SDL_Surface format using the LZ4 compression library.☆14Sep 28, 2022Updated 3 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆11Jan 23, 2026Updated last month
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Github Repo for Embedded FPGA course by Vincent Claes☆12Mar 10, 2023Updated 2 years ago