KireinaHoro / rocket-zynqmp
☆13Updated 4 years ago
Alternatives and similar repositories for rocket-zynqmp:
Users that are interested in rocket-zynqmp are comparing it to the libraries listed below
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 3 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- ☆32Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- PCI Express controller model☆52Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- BlackParrot on Zynq☆33Updated 3 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆31Updated last week
- ☆21Updated 4 years ago
- ☆24Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- ☆53Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆46Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- ☆36Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Chisel Cheatsheet☆33Updated last year
- AIA IP compliant with the RISC-V AIA spec☆36Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Ethernet switch implementation written in Verilog☆44Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year