☆13Jan 20, 2021Updated 5 years ago
Alternatives and similar repositories for rocket-zynqmp
Users that are interested in rocket-zynqmp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Wrapper for Rocket-Chip on FPGAs☆139Oct 5, 2022Updated 3 years ago
- ☆17Jan 1, 2021Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- Semihosting for AArch64, ARM, RISC-V, LoongArch, MIPS, and Xtensa.☆24Updated this week
- ☆13Jan 8, 2019Updated 7 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- ccNVMe: crash consistent non-volatile memory express☆14Aug 17, 2021Updated 4 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- A simple script to build a PMU firmware for Xilinx ZynqMP☆40Mar 16, 2026Updated 3 months ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆10Sep 25, 2013Updated 12 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- Web app to design circuit schematics.☆20Jul 14, 2017Updated 8 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- Libraries used by multiple RepRapFirmware projects☆10Jul 1, 2026Updated last week
- LTE/WiFi/5G-NR SDR Transceiver☆56Dec 18, 2018Updated 7 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆12Oct 22, 2016Updated 9 years ago
- Grand unified collection of headers to access various hardware chips and components☆19Aug 19, 2015Updated 10 years ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 5 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Computer-Aided VLSI System Design☆25Oct 24, 2024Updated last year
- Bluetooth Low Energy receiver for SDR devices with GNU Radio☆15Oct 10, 2023Updated 2 years ago
- Exploring Zynq ® MPSoC Chinese☆10Jul 30, 2019Updated 6 years ago
- Basic LLVM passes☆17Oct 7, 2018Updated 7 years ago
- Board support crate for STMicroElectronics STM32H7 Nucleo-144 boards.☆12Aug 23, 2024Updated last year
- Allwinner V3s Boot ROM Reverse Engineering☆18Feb 18, 2021Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- kR^X: Comprehensive Kernel Protection Against Just-In-Time Code Reuse☆13Aug 21, 2017Updated 8 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Feb 26, 2026Updated 4 months ago
- Test program for OpenGL ES performance on RPi☆11Aug 14, 2016Updated 9 years ago
- ☆19Jul 19, 2018Updated 7 years ago
- ☆21Oct 3, 2021Updated 4 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- Scripts for automatic building buildroot-a13-olinuxino with ct-ng☆18Jun 3, 2022Updated 4 years ago
- Scripts to automate building linux images for my emulator riscv_em☆16Oct 24, 2023Updated 2 years ago