☆13Jan 20, 2021Updated 5 years ago
Alternatives and similar repositories for rocket-zynqmp
Users that are interested in rocket-zynqmp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- zynqmp-zcu102 hacks☆20Sep 15, 2017Updated 9 years ago
- Professor: C.H. Yang☆11Oct 6, 2026Updated last week
- Wrapper for Rocket-Chip on FPGAs☆141Oct 5, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A python package for interfacing TI ADCs with a Raspberry Pi☆17Apr 5, 2022Updated 4 years ago
- ☆10Oct 19, 2022Updated 3 years ago
- ☆17Jan 1, 2021Updated 5 years ago
- ☆15Apr 5, 2023Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆11Jan 18, 2022Updated 4 years ago
- Simple library for decoding RISC-V instructions☆23Jun 21, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Apr 12, 2023Updated 3 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- ccNVMe: crash consistent non-volatile memory express☆14Aug 17, 2021Updated 5 years ago
- CamJ: an energy modeling and system-level exploration framework for in-sensor visual computing☆27Sep 29, 2023Updated 3 years ago
- VANS: A validated NVRAM simulator☆27Nov 22, 2023Updated 2 years ago
- ☆11Aug 1, 2021Updated 5 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 6 years ago
- Linux kernel source tree of developing SMDK kernel for CXL Memory☆10Oct 26, 2023Updated 2 years ago
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆11Sep 25, 2013Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Mar 31, 2023Updated 3 years ago
- A minimal in MLIR dialect along the lines of STG to represent laziness.☆17Jan 7, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆31Jun 15, 2022Updated 4 years ago
- Smart camera with OV 7670 and Zynq☆52May 17, 2022Updated 4 years ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 6 years ago
- ☆15Jul 15, 2025Updated last year
- Libraries used by multiple RepRapFirmware projects☆10Updated this week
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆13Feb 7, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆158Updated this week
- It is a GPIO interrupt example for xilinx ZYNQ FPGA.☆14Oct 7, 2014Updated 12 years ago
- Mako is a low-pause, high-throughput garbage collector designed for memory-disaggregated datacenters.☆15Sep 2, 2024Updated 2 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- Bluetooth Low Energy receiver for SDR devices with GNU Radio☆15Oct 10, 2023Updated 3 years ago
- ☆22Jul 28, 2016Updated 10 years ago