KireinaHoro / rocket-zynqmpLinks
☆13Updated 4 years ago
Alternatives and similar repositories for rocket-zynqmp
Users that are interested in rocket-zynqmp are comparing it to the libraries listed below
Sorting:
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- PCI Express controller model☆64Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆36Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Wrapper for Rocket-Chip on FPGAs☆137Updated 2 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆23Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- QEMU libsystemctlm-soc co-simulation demos.☆153Updated 3 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated last month
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆81Updated 3 years ago
- BlackParrot on Zynq☆45Updated 6 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆22Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Chisel components for FPGA projects☆126Updated last year
- ☆90Updated last week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 3 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- ☆64Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆81Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week